

*HIGH-VOLTAGE MIXED-SIGNAL IC*

# UC1604

65x192 STN Controller-Driver



**MP Specifications**

**October 2, 2012**

**ULTRACHIP**

*The Coolest LCD Driver, Ever!*

## Table of Content

|                                       |    |
|---------------------------------------|----|
| INTRODUCTION .....                    | 3  |
| MAIN APPLICATIONS.....                | 3  |
| FEATURE HIGHLIGHTS .....              | 3  |
| ORDERING INFORMATION .....            | 4  |
| BLOCK DIAGRAM.....                    | 5  |
| PIN DESCRIPTION .....                 | 6  |
| RECOMMENDED COG LAYOUT.....           | 8  |
| CONTROL REGISTERS.....                | 9  |
| COMMAND TABLE.....                    | 11 |
| COMMAND DESCRIPTION.....              | 12 |
| LCD VOLTAGE SETTING .....             | 20 |
| V <sub>LCD</sub> QUICK REFERENCE..... | 21 |
| LCD DISPLAY CONTROLS.....             | 23 |
| ITO LAYOUT AND LC SELECTION .....     | 24 |
| HOST INTERFACE .....                  | 26 |
| DISPLAY DATA RAM (DDRAM).....         | 35 |
| RESET & POWER MANAGEMENT .....        | 37 |
| MULTI-TIME PROGRAM NV MEMORY .....    | 43 |
| MTP OPERATION FOR LCM MAKERS .....    | 44 |
| ESD CONSIDERATION.....                | 47 |
| ABSOLUTE MAXIMUM RATINGS .....        | 48 |
| SPECIFICATIONS.....                   | 49 |
| AC CHARACTERISTICS .....              | 50 |
| PHYSICAL DIMENSIONS.....              | 56 |
| ALIGNMENT MARK INFORMATION .....      | 57 |
| PAD COORDINATES .....                 | 58 |
| TRAY INFORMATION.....                 | 62 |
| REVISION HISTORY .....                | 63 |

# UC1604

*Single-Chip, Ultra-Low Power  
65COM by 192SEG  
Passive Matrix LCD Controller-Driver*

## INTRODUCTION

UC1604c is an advanced high-voltage mixed-signal CMOS IC, especially designed for the display needs of ultra-low power hand-held devices.

This chip employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture to achieve near crosstalk free images.

In addition to low power column and row drivers, the IC contains all necessary circuits for high-V LCD power supply, bias voltage generation, timing generation and graphics data memory.

Advanced circuit design techniques are employed to minimize external component counts and reduce connector size while achieving extremely low power consumption.

## MAIN APPLICATIONS

- Cellular Phones, Smart Phones, PDA, and other battery operated palm top devices or portable Instruments

## FEATURE HIGHLIGHTS

- Single chip controller-driver support 65x192 graphics STN LCD panels.
- Support both row ordered and column ordered display buffer RAM access.
- A software-readable ID pin to support configurable vendor identification.
- Support both row-ordered and column-ordered display buffer RAM access.

- Support industry standard 8-bit parallel bus (8080 or 6800 mode), 4-wire and 3-wire serial buses (S8 and S9), and 2-wire I<sup>2</sup>C serial interface.
- Ultra-low power consumption under all display patterns.
- Fully programmable Mux Rate, partial display, Bias Ratio and Frame Rate allow many flexible power management options.
- Software programmable frame rates at 76, 95, 132 and 168 Hz.
- Four software programmable temperature compensation coefficients.
- 7-x internal charge pump with on-chip pumping capacitor requires only 3 external capacitors to operate.
- On-chip Power-ON Reset makes RST pin optional.
- Very low pin count (10-pin) allows exceptional image quality in COG format on conventional ITO glass.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.
- V<sub>DD</sub> (digital) range (Typ.): 1.8V ~ 3.3V  
V<sub>DD</sub> (analog) range (Typ.): 2.7V ~ 3.3V  
V<sub>LCD</sub> range: 4.8V ~ 11.5V
- Available in gold bump dies
- COM/SEG bump information  
Bump pitch: 27.6 μM  
Bump gap: 12 μM  
Bump surface: 1560 μM<sup>2</sup>

**ORDERING INFORMATION**

| Part Number | MTP | I <sup>2</sup> C | Description   |
|-------------|-----|------------------|---|
| UC1604cGBA  | Yes | Yes              | Gold Bumped Die, Bump size 15.6uMx100uM, 15.6uMx115uM |

**General Notes****APPLICATION INFORMATION**

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

**USE OF I<sup>2</sup>C**

The implementation of I<sup>2</sup>C is already included and tested in all silicon.

**BARE DIE DISCLAIMER**

All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing. There is no post waffle saw/pack testing performed on individual die. Although the latest modern processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their application in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

**LIFE SUPPORT APPLICATIONS**

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

**CONTENT DISCLAIMER**


UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by UltraChip for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of UltraChip Inc. UltraChip's terms and conditions of sale apply at all times.

**CONTACT DETAILS**

UltraChip Inc. (Headquarter)  
4F, No. 618, Recom Road,  
Neihu District, Taipei 114,  
Taiwan, R. O. C.

Tel: +886 (2) 8797-8947  
Fax: +886 (2) 8797-8910  
Sales e-mail: [sales@ultrachip.com](mailto:sales@ultrachip.com)  
Web site: <http://www.ultrachip.com>

**BLOCK DIAGRAM**




**PIN DESCRIPTION**

| Name   | Type | Pins                             | Description   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
|--|------|----------------------------------|---|---------|------|------|--------|----|------|------------|--|----|------|------------|--|----|----|---------------------------|--------------------|----|---|---------------------------|--------------------|----|---|----------------------------------|--|
| <b>MAIN POWER SUPPLY</b>   |      |                                  |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| V <sub>DD</sub><br>V <sub>DD2</sub><br>V <sub>DD3</sub>  | PWR  | 5<br>7<br>5                      | V <sub>DD</sub> supplies for Display Data RAM and digital logic, V <sub>DD2</sub> supplies for V <sub>LCD</sub> and V <sub>D</sub> generator, V <sub>DD3</sub> supplies for V <sub>BIAS</sub> and other analog circuits.<br>V <sub>DD2</sub> /V <sub>DD3</sub> should be connected to the same power source. But V <sub>DD</sub> can be connected to a source voltage no higher than V <sub>DD2</sub> /V <sub>DD3</sub> .<br>Please maintain the following relationship:<br>$V_{DD} + 1.3V \geq V_{DD2/3} \geq V_{DD}$<br>ITO trace resistance needs to be minimized for V <sub>DD2</sub> /V <sub>DD3</sub> .   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| V <sub>SS</sub><br>V <sub>SS2</sub>  | GND  | 6<br>6                           | Ground. Connect V <sub>SS</sub> and V <sub>SS2</sub> to the shared GND pin. In COG applications, minimize the ITO resistance for both V <sub>SS</sub> and V <sub>SS2</sub> .  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| <b>LCD POWER SUPPLY &amp; VOLTAGE CONTROL</b>  |      |                                  |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| V <sub>B1+</sub><br>V <sub>B1-</sub><br>V <sub>B0+</sub><br>V <sub>B0-</sub>   | PWR  | 4<br>4<br>4<br>4                 | LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of C <sub>BX</sub> value between V <sub>BX+</sub> and V <sub>BX-</sub> . See the "LCD Voltage Setting" section for more details.<br>In COG application, the resistance of these ITO traces directly affects the SEG driving strength of the resulting LCD module. Minimize these trace resistance is critical in achieving high quality image.  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| V <sub>LCDIN</sub><br>V <sub>LCDOUT</sub>  | PWR  | 4<br>4                           | Main LCD Power Supply. When internal V <sub>LCD</sub> is used, connect these pins together. When external V <sub>LCD</sub> source is used, connect external V <sub>LCD</sub> source to V <sub>LCDIN</sub> pins and leave V <sub>LCDOUT</sub> open.<br>Capacitor C <sub>L</sub> should be connected between V <sub>LCD</sub> and V <sub>SS</sub> . In COG applications, keep the ITO trace resistance around 70 Ω .  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| <ul style="list-style-type: none"> <li>Recommended capacitor values:<br/>C<sub>B</sub>: 2.2μF/5V or 300x(LCD load capacitance), whichever is higher.<br/>C<sub>L</sub>: 330nF/16V is appropriate for most applications.</li> </ul> |      |                                  |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| <b>HOST INTERFACE</b>  |      |                                  |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| BM0<br>BM1   | I    | 1<br>1                           | <p>Bus mode: The interface bus mode is determined by BM[1:0] and D[7] by the following relationship:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>BM[1:0]</th> <th>D[7]</th> <th>Mode</th> <th>Remark</th> </tr> </thead> <tbody> <tr> <td>11</td> <td>Data</td> <td>6800/8-bit</td> <td></td> </tr> <tr> <td>10</td> <td>Data</td> <td>8080/8-bit</td> <td></td> </tr> <tr> <td>00</td> <td>--</td> <td>4-wire SPI w/ 8-bit token</td> <td>(S8: conventional)</td> </tr> <tr> <td>01</td> <td>0</td> <td>3-wire SPI w/ 9-bit token</td> <td>(S9: conventional)</td> </tr> <tr> <td>01</td> <td>1</td> <td>2-wire serial (I<sup>2</sup>C)</td> <td></td> </tr> </tbody> </table> | BM[1:0] | D[7] | Mode | Remark | 11 | Data | 6800/8-bit |  | 10 | Data | 8080/8-bit |  | 00 | -- | 4-wire SPI w/ 8-bit token | (S8: conventional) | 01 | 0 | 3-wire SPI w/ 9-bit token | (S9: conventional) | 01 | 1 | 2-wire serial (I <sup>2</sup> C) |  |
| BM[1:0]  | D[7] | Mode                             | Remark  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| 11   | Data | 6800/8-bit                       |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| 10   | Data | 8080/8-bit                       |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| 00   | --   | 4-wire SPI w/ 8-bit token        | (S8: conventional)  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| 01   | 0    | 3-wire SPI w/ 9-bit token        | (S9: conventional)  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| 01   | 1    | 2-wire serial (I <sup>2</sup> C) |   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| CS1/A3<br>CS0/A2   | I    | 1<br>1                           | Chip Select. Chip is selected when CS1="H" and CS0 = "L". When the chip is not selected, D[7:0] will be of high impedance.<br>In I <sup>2</sup> C mode, these two pins specifies bits 3~2 of UC1604c' device address (A[3:2]).  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| RST  | I    | 1                                | When RST="L", all control registers are re-initialized by their default states. Since UC1604c has built-in Power-On Reset, the RST pin is not required for proper chip operation.<br>An RC Filter has been included on-chip. There is no need for external RC noise filter. When RST is not used, connect the pin to V <sub>DD</sub> .  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| CD   | I    | 1                                | Select Control data or Display data for read/write operation. In S9, CD pin is not used. Connect CD to V <sub>SS</sub> when not used.<br>"L": Control data    "H": Display data   |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |
| ID   | I    | 1                                | ID may be used for production identification.<br>Connect ID to V <sub>DD</sub> for "H" or V <sub>SS</sub> for "L".  |         |      |      |        |    |      |            |  |    |      |            |  |    |    |                           |                    |    |   |                           |                    |    |   |                                  |  |

| Name   | Type | Pins   | Description   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
|--|------|--------|---|-----|-----|----|----|-----|----|----|----|----|---------------|----|----|----|----|----|----|----|----|------------|----|----|-----|-----|-----|----|----|-----|------------|---|----|-----|-----|-----|----|----|-----|--------------------------|---|----|-----|-----|-----|----|----|-----|
| WR0<br>WR1   | I    | 1<br>1 | WR [1:0] controls the read/write operation of the host interface. See Host Interface section for details.<br>In parallel mode, the meaning of WR[1:0] depends on which interface it is in, 6800 or 8080 mode. In serial interface modes, these two pins are not used, Connect them to V <sub>SS</sub> .   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| D7~D0  | I/O  | 8      | Bi-directional bus for both serial and parallel host interfaces.<br>In serial modes, connect D[0] to SCK, D[5:3] to SDA.<br><table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3</th> <th>D2</th> <th>D1</th> <th>D0</th> </tr> </thead> <tbody> <tr> <td>8-bit (BM=1x)</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3</td> <td>D2</td> <td>D1</td> <td>D0</td> </tr> <tr> <td>s8 (BM=00)</td> <td>--</td> <td>--</td> <td>SDA</td> <td>SDA</td> <td>SDA</td> <td>--</td> <td>--</td> <td>SCK</td> </tr> <tr> <td>S9 (BM=01)</td> <td>0</td> <td>--</td> <td>SDA</td> <td>SDA</td> <td>SDA</td> <td>--</td> <td>--</td> <td>SCK</td> </tr> <tr> <td>I<sup>2</sup>C (BM=01)</td> <td>1</td> <td>--</td> <td>SDA</td> <td>SDA</td> <td>SDA</td> <td>--</td> <td>--</td> <td>SCK</td> </tr> </tbody> </table><br>For better drive ability, connect D[5:3] together.<br>Always connect unused pins to either V <sub>SS</sub> or V <sub>DD</sub> . |     | D7  | D6 | D5 | D4  | D3 | D2 | D1 | D0 | 8-bit (BM=1x) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | s8 (BM=00) | -- | -- | SDA | SDA | SDA | -- | -- | SCK | S9 (BM=01) | 0 | -- | SDA | SDA | SDA | -- | -- | SCK | I <sup>2</sup> C (BM=01) | 1 | -- | SDA | SDA | SDA | -- | -- | SCK |
|  | D7   | D6     | D5  | D4  | D3  | D2 | D1 | D0  |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| 8-bit (BM=1x)  | D7   | D6     | D5  | D4  | D3  | D2 | D1 | D0  |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| s8 (BM=00)   | --   | --     | SDA   | SDA | SDA | -- | -- | SCK |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| S9 (BM=01)   | 0    | --     | SDA   | SDA | SDA | -- | -- | SCK |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| I <sup>2</sup> C (BM=01)   | 1    | --     | SDA   | SDA | SDA | -- | -- | SCK |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| <b>HIGH VOLTAGE LCD DRIVER OUTPUT</b>  |      |        |   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| SEG1 ~<br>SEG192   | HV   | 192    | SEG (column) driver outputs. Support up to 192 pixels.<br>Leave unused SEG drivers open-circuit.  |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| COM1 ~<br>COM64  | HV   | 64     | COM (row) driver outputs. Support up to 64 rows.<br>When designing LCM, always start from COM1. If the LCM has <i>N</i> pixel rows and <i>N</i> is less than 64, set CEN to be <i>N</i> -1, and leave COM drivers [ <i>N</i> +1 ~ 64] open-circuit.   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| CIC  | HV   | 2      | Icon driver outputs. Leave it open if not used.   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| <b>MISC. PINS</b>  |      |        |   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| V <sub>DDX</sub>   |      | 5      | Auxiliary V <sub>DD</sub> . This pin is connected to the main V <sub>DD</sub> bus within the IC. It's provided to facilitate chip configurations in COG application.<br>There's no need to connect V <sub>DDX</sub> to main V <sub>DD</sub> externally and it should <u>NOT</u> be used to provide V <sub>DD</sub> power to the chip.   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| TST4   | I    | 4      | TST4 is used as one of the high voltage power supply for MTP programming operation. For COG designs, please wire out TST4 with trace resistance between 30~50 Ω.  |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| TST2   | I/O  | 2      | Test I/O pins. Leave these pins open during normal use.   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| POR  |      | 1      | Power-ON Reset control.<br>Connect the POR pin to V <sub>DD</sub> for "H"; to V <sub>SS</sub> for "L" to control the POR register.<br>"L": Power-ON Reset Enable.<br>"H": Power-ON Reset Disabled.  |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| Dummy  |      | 25     | Dummy pins are NOT connected inside the IC.   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |
| <b>Note:</b> Several control registers will specify "0 based index" for COM and SEG electrodes. In those situations, COM <sub><i>X</i></sub> or SEG <sub><i>X</i></sub> will correspond to index <i>X</i> -1, and the value range for those index register will be 0~63 for COM and 0~191 for SEG. |      |        |   |     |     |    |    |     |    |    |    |    |               |    |    |    |    |    |    |    |    |            |    |    |     |     |     |    |    |     |            |   |    |     |     |     |    |    |     |                          |   |    |     |     |     |    |    |     |

RECOMMENDED COG LAYOUT



NOTES FOR V<sub>DD</sub> WITH COG:

The operation condition, V<sub>DD</sub>=1.8V (typical), should be satisfied under all operating conditions. UC1604c' peak current (I<sub>DD</sub>) can be up to ~15mA during high speed data-write to UC1604c' on-chip SRAM. Such high pulsing current mandates very careful design of V<sub>DD</sub> and V<sub>SS</sub> ITO trances in COG modules. When V<sub>DD</sub> and V<sub>SS</sub> trace resistance is not low enough, the pulsing I<sub>DD</sub> current can cause the actual on-chip V<sub>DD</sub> to drop to below 1.7V and cause the IC to malfunction.



## CONTROL REGISTERS

UC1604c contains registers, which control the chip operation. The following table is a summary of these control registers, a brief description and the default values. These registers can be modified by commands, which will be described in the next two sections, Command Table and Command Description.

**Name:** The Symbolic reference of the register. Note that, some symbol name refers to bits (flags) within another register.

**Default:** Numbers shown in **Bold** font are default values after Power-Up-Reset and System-Reset.

| Name | Bits | Default | Description  |
|------|------|---------|--|
| SL   | 6    | 00H     | Scroll Line. Scroll the displayed image up by SL rows. The valid SL value is between 0 (for no scrolling) and (64). Setting SL outside of this range causes undefined effect on the displayed image.   |
| CA   | 8    | 00H     | Display Data RAM Column Address. Value range is 0 ~ 191.<br>(Used in Host to Display Data RAM access)  |
| PA   | 4    | 0H      | Display Data Page Row Address. Value range is 0 ~ 8.<br>(Used in Host to Display Data RAM access)  |
| BR   | 2    | 3H      | Bias Ratio. The ratio between $V_{LCD}$ and $V_D$ .<br>00b: 6      01b: 7      10b: 8 <b>11b: 9</b>  |
| TC   | 2    | 0H      | Temperature Compensation (per °C)<br><b>00b: -0.00%</b> 01b: -0.05%    10b: -0.10%    11b: -0.15%  |
| PM   | 8    | 49H     | Electronic Potentiometer to fine tune $V_D$ and $V_{LCD}$  |
| PMO  | 6    | 00H     | PM offset.   |
| PC   | 3    | 6H      | Power Control.<br>PC[1:0]: low pump charge current select<br>00b: 0.6mA    01b: 1.0mA <b>10b: 1.4mA</b> 11b: 2.3mA<br>PC[2]: to program the build-in charge pump stages<br>0b: External $V_{LCD}$ <b>1b: Internal <math>V_{LCD}</math> (7x charge pump)</b>  |
| AC   | 3    | 1H      | Address Control:<br>AC[0]: WA: Automatic column/row Wrap Around (Default <b>1: ON</b> )<br>AC[1]: Auto-Increment order<br><b>0: Column (CA) first</b> 1: Page (PA) first<br>AC[2]: RID: RA (row address) auto increment direction ( <b>L:+1 H:-1</b> )   |
| DC   | 3    | 0H      | Display Control:<br>DC[0]: PXV: Pixels Inverse. Bit-wise data inversion. (Default <b>0: OFF</b> )<br>DC[1]: APO: All Pixels ON (Default <b>0: OFF</b> )<br>DC[2]: Display ON/OFF (Default <b>0: OFF</b> )  |
| LC   | 6    | 08H     | LCD Control:<br>LC[0]: Reserved (always set to <b>0</b> )<br>LC[1]: MX, Mirror X. SEG/Column sequence inversion (Default: <b>0:OFF</b> )<br>LC[2]: MY, Mirror Y. COM/Row sequence inversion (Default: <b>0:OFF</b> )<br>LC[4:3]: Line Rate (Klps: Kilo-Line-per-second)<br>00b: 76 fps <b>01b: 95 fps</b> 10b: 132 fps    11b: 168 fps<br>LC[5] : Partial Display.<br><b>0b: Disabled.</b> Mux-Rate = CEN+1 (DST, DEN not used)<br>1b: Enabled. Mux-Rate = DEN-DST+1 |

| Name             | Bits | Default | Description   |
|------------------|------|---------|---|
| CEN              | 6    | 3FH     | COM scanning end (last COM with full line cycle, 0-based index)   |
| DST              | 6    | 00H     | Display start (first COM with active scan pulse, 0-based index)   |
| DEN              | 6    | 3FH     | Display end (last COM with active scan pulse, 0-based index)<br>Please maintain the following relationship:<br>CEN = “the actual number of pixel rows on the LCD” – 1<br>CEN ≥ DEN ≥ DST+ 9   |
| MTPC             | 5    | 00H     | MTP Programming Control:<br>MTPC[2:0] : MTP command<br><b>000</b> : Idle                      001 : Read<br>010 : Erase                      011 : Program<br>1XX : For UltraChip debug use only<br>MTPC[3] : MTP Enable (automatically cleared after each MTP command)<br>MTPC[4] : Ignore/Use MTP.<br><b>0</b> : Ignore                      1: Use |
| MTPM             | 6    | 00H     | MTP Write Mask. For each bit, Bit =1: program, Bit=0: no action.  |
| APC              |      | N/A     | Advanced Program Control. For UltraChip only. Please do not use.  |
| Status Registers |      |         |   |
| OM               | 2    | –       | Operating Modes (Read only)<br>00b: Reset                      01b: (Not used)<br>10b: Sleep                      11b: Normal   |
| ID               | 1    | PIN     | Access the connected status of ID pins.   |
| POR              | 1    | PIN     | Power-ON Reset control.<br>Controlled by the POR pin.<br>“L”: Power-ON Reset Enable.<br>“H”: Power-ON Reset Disabled.   |

**COMMAND TABLE**

The following is a list of host commands supported by UC1604c

**C/D**: 0: Control, 1: Data    **W/R**: 0: Write Cycle, 1: Read Cycle    **D7~D0**: #: Useful Data bits    -: Don't Care

| No   | Command  | C/D | W/R | D7  | D6  | D5 | D4 | D3 | D2 | D1 | D0 | Action                           | Default |
|--|--|-----|-----|-----|-----|----|----|----|----|----|----|----------------------------------|---------|
| 1.   | Write Data Byte  | 1   | 0   | #   | #   | #  | #  | #  | #  | #  | #  | Write 1 byte                     | N/A     |
| 2.   | Read Data Byte   | 1   | 1   | #   | #   | #  | #  | #  | #  | #  | #  | Read 1 byte                      | N/A     |
| 3.   | Get Status   | 0   | 1   | ID  | MX  | MY | WA | DE | WS | MD | MS | Get Status<br>PMO[5:0]           | N/A     |
|  |  |     |     | VER | POR | #  | #  | #  | #  | #  | #  |                                  |         |
| 4.   | Set Column Address LSB                                       | 0   | 0   | 0   | 0   | 0  | 0  | #  | #  | #  | #  | Set CA [3:0]                     | 0       |
|  | Set Column Address MSB                                       | 0   | 0   | 0   | 0   | 0  | 1  | #  | #  | #  | #  | Set CA [7:4]                     | 0       |
| 5.   | Set Temp. Compensation                                       | 0   | 0   | 0   | 0   | 1  | 0  | 0  | 1  | #  | #  | Set TC[1:0]                      | 00b     |
| 6.   | Set Power Control  | 0   | 0   | 0   | 0   | 1  | 0  | 1  | #  | #  | #  | Set PC[2:0]                      | 110b    |
| 7.   | Set Adv. Program Control<br>(double-byte command)            | 0   | 0   | 0   | 0   | 1  | 1  | 0  | 0  | R  | R  | Set APC[R][7:0],<br>R = 0~3      | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 8.   | Set Scroll Line  | 0   | 0   | 0   | 1   | #  | #  | #  | #  | #  | #  | Set SL[5:0]                      | 0       |
| 9.   | Set Page Address   | 0   | 0   | 1   | 0   | 1  | 1  | #  | #  | #  | #  | Set PA[3:0]                      | 0       |
| 10.  | Set V <sub>BIAS</sub> Potentiometer<br>(double-byte command) | 0   | 0   | 1   | 0   | 0  | 0  | 0  | 0  | 0  | 1  | Set PM[7:0]                      | 49H     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 11.  | Set Partial Display Control                                  | 0   | 0   | 1   | 0   | 0  | 0  | 0  | 1  | 0  | #  | Set LC[5]                        | 0b      |
| 12.  | Set RAM Address Control                                      | 0   | 0   | 1   | 0   | 0  | 0  | 1  | #  | #  | #  | Set AC[2:0]                      | 001b    |
| 13.  | Set Frame Rate   | 0   | 0   | 1   | 0   | 1  | 0  | 0  | 0  | #  | #  | Set LC[4:3]                      | 01b     |
| 14.  | Set All-Pixel-ON   | 0   | 0   | 1   | 0   | 1  | 0  | 0  | 1  | 0  | #  | Set DC[1]                        | 0b      |
| 15.  | Set Inverse Display  | 0   | 0   | 1   | 0   | 1  | 0  | 0  | 1  | 1  | #  | Set DC[0]                        | 0b      |
| 16.  | Set Display Enable   | 0   | 0   | 1   | 0   | 1  | 0  | 1  | 1  | 1  | #  | Set DC[2]                        | 0b      |
| 17.  | Set LCD Mapping Control                                      | 0   | 0   | 1   | 1   | 0  | 0  | 0  | #  | #  | 0  | Set LC[2:1]                      | 00b     |
| 18.  | System Reset   | 0   | 0   | 1   | 1   | 1  | 0  | 0  | 0  | 1  | 0  | System Reset                     | N/A     |
| 19.  | NOP  | 0   | 0   | 1   | 1   | 1  | 0  | 0  | 0  | 1  | 1  | No operation                     | N/A     |
| 20.  | Set Test Control<br>(double-byte command)                    | 0   | 0   | 1   | 1   | 1  | 0  | 0  | 1  | TT |    | For testing only.<br>Do not use. | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 21.  | Set LCD Bias Ratio   | 0   | 0   | 1   | 1   | 1  | 0  | 1  | 0  | #  | #  | Set BR[1:0]                      | 11b: 9  |
| 22.  | Set COM End  | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 0  | 0  | 1  | Set CEN[5:0]                     | 63D     |
|  |  |     |     | --  | --  | #  | #  | #  | #  | #  | #  |                                  |         |
| 23.  | Set Partial Display Start                                    | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 0  | 1  | 0  | Set DST[5:0]                     | 0       |
|  |  |     |     | --  | --  | #  | #  | #  | #  | #  | #  |                                  |         |
| 24.  | Set Partial Display End                                      | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 0  | 1  | 1  | Set DEN[5:0]                     | 63D     |
|  |  |     |     | --  | --  | #  | #  | #  | #  | #  | #  |                                  |         |
| 25.  | Set MTP Operation Control                                    | 0   | 0   | 1   | 1   | 1  | 1  | 1  | 0  | 0  | 0  | Set MTPC[4:0]                    | 00H     |
|  |  |     |     | --  | --  | -- | #  | #  | #  | #  | #  |                                  |         |
| 26.  | Set MTP Write Mask   | 0   | 0   | 1   | 1   | 1  | 1  | 1  | 0  | 0  | 1  | Set MTPM[5:0]                    | 0       |
|  |  |     |     | --  | --  | #  | #  | #  | #  | #  | #  |                                  |         |
| 27.  | Set V <sub>MTP1</sub> Potentiometer                          | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 1  | 0  | 0  | Set VMTP1[7:0]                   | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 28.  | Set V <sub>MTP2</sub> Potentiometer                          | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 1  | 0  | 1  | Set VMTP2[7:0]                   | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 29.  | Set MTP Write Timer  | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 1  | 1  | 0  | Set MTPWT[7:0]                   | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| 30.  | Set MTP Read Timer   | 0   | 0   | 1   | 1   | 1  | 1  | 0  | 1  | 1  | 1  | Set MTPRT[7:0]                   | N/A     |
|  |  |     |     | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |
| <b>Serial Read Command (Enabled only in S8/S9 mode )</b> |  |     |     |     |     |    |    |    |    |    |    |                                  |         |
| 31.  | Get Status   | 0   | 0   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 0  | Get Status<br>PMO[5:0]           | N/A     |
|  |  | 0   | 1   | ID  | MX  | MY | WA | DE | WS | MD | MS |                                  |         |
| 32.  | Read Data  | 0   | 0   | 1   | 1   | 1  | 1  | 1  | 1  | 1  | 1  |                                  | FFH     |
|  |  | 1   | 1   | #   | #   | #  | #  | #  | #  | #  | #  |                                  |         |

Any bit pattern other than those listed above may result in NOP (No Operation).

**COMMAND DESCRIPTION**

**1. Write Data Byte to Memory**

| Action     | C/D | W/R | D7                       | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------------|-----|-----|--------------------------|----|----|----|----|----|----|----|
| Write data | 1   | 0   | 8-bit data write to SRAM |    |    |    |    |    |    |    |

**2. Read Data Byte from Memory**

| Action    | C/D | W/R | D7                        | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|-----|-----|---------------------------|----|----|----|----|----|----|----|
| Read data | 1   | 1   | 8-bit data read from SRAM |    |    |    |    |    |    |    |

Write/Read Data Byte (Command 1,2) access Display Data RAM based on Page Address (PA) register and Column Address (CA) register. To minimize bus interface cycles, PA and CA will increase or decrease automatically after each bus cycle, depending on the setting of Access Control (AC) registers. PA and CA can also be programmed directly by issuing *Set Page Address* and *Set Column Address* commands.

If Wrap-Around (WA) is OFF (AC[0] = 0), CA will stop increasing after reaching the end of the page, and system programmers need to set the values of PA and CA explicitly. If WA is ON (AC[0]=1), when CA reaches the end of the page, CA will be reset to 0 and PA will increase or decrease by 1, depending on the setting of Page Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM, PA will be wrapped around to the other end of RAM and continue.

**3. Get Status**

| Action     | C/D | W/R | D7  | D6  | D5   | D4   | D3   | D2   | D1   | D0   |
|------------|-----|-----|-----|-----|------|------|------|------|------|------|
| Get Status | 0   | 1   | ID  | MX  | MY   | WA   | DE   | WS   | MD   | MS   |
|            | 0   | 1   | VER | POR | PMO5 | PMO4 | PMO3 | PMO2 | PMO1 | PMO0 |

Status1 definitions:

- ID*: Provide access to ID pins connection status.
- MX*: Status of register LC[1], mirror X.
- MY*: Status of register LC[2], mirror Y.
- WA*: Status of register AC[0]. Automatic column/row wrap around.
- DE*: Display Enable flag. DE=1 when display is enabled.
- WS*: MTP Operation succeeded
- MD*: MTP Option (1 for MTP version, 0 for non-MTP version)
- MS*: MTP action status

Status2 definitions:

- Ver*: IC Version, 0~ 1.
- POR*: *Power-ON Reset control*.
- PMO[5:0]*: PM offset value. Default: **00H**

**4. Set Column Address**

| Action                         | C/D | W/R | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  |
|--------------------------------|-----|-----|----|----|----|----|-----|-----|-----|-----|
| Set Column Address LSB CA[3:0] | 0   | 0   | 0  | 0  | 0  | 0  | CA3 | CA2 | CA1 | CA0 |
| Set Column Address MSB CA[7:4] | 0   | 0   | 0  | 0  | 0  | 1  | CA7 | CA6 | CA5 | CA4 |

Set the SRAM column address before Write/Read memory from host interface.

CA value range: 0~191

**5. Set Temperature Compensation**

| Action                        | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1  | D0  |
|-------------------------------|-----|-----|----|----|----|----|----|----|-----|-----|
| Set Temperature Comp. TC[1:0] | 0   | 0   | 0  | 0  | 1  | 0  | 0  | 1  | TC1 | TC0 |

Set  $V_{BIAS}$  temperature compensation coefficient (%-per-degree-C)

Temperature compensation curve definition:

**00b= -0.00%/°C**      01b= -0.05%/°C      10b= -0.10%/°C      11b= -0.15%/°C

**6. Set Power Control**

| Action                    | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2  | D1  | D0  |
|---------------------------|-----|-----|----|----|----|----|----|-----|-----|-----|
| Set Power Control PC[2:0] | 0   | 0   | 0  | 0  | 1  | 0  | 1  | PC2 | PC1 | PC0 |

PC[1:0] : to select low-pump charge current

00b: 0.6mA      01b: 1.0mA      **10b: 1.4mA**      11b: 2.3mA

Set PC[2] : to program the build-in charge pump stages.

0b: External  $V_{LCD}$       **1b: Internal  $V_{LCD}$  (7x charge pump)**

**7. Set Advanced Program Control**

| Action  | C/D | W/R | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   |
|---|-----|-----|------|------|------|------|------|------|------|------|
| Set Adv. Program Control APC[R][7:0]<br>(Double-byte command) | 0   | 0   | 0    | 0    | 1    | 1    | 0    | 0    | R    | R    |
|   | 0   | 0   | APC7 | APC6 | APC5 | APC4 | APC3 | APC2 | APC1 | APC0 |


For UltraChip only. Please Do NOT use.

**8. Set Scroll Line**

| Action                  | C/D | W/R | D7 | D6 | D5  | D4  | D3  | D2  | D1  | D0  |
|-------------------------|-----|-----|----|----|-----|-----|-----|-----|-----|-----|
| Set Scroll Line SL[5:0] | 0   | 0   | 0  | 1  | SL5 | SL4 | SL3 | SL2 | SL1 | SL0 |

Set the scroll line number.

Scroll line setting will scroll the displayed image up by  $SL$  rows. Icon output CIC will not be affected by Set Scroll Line command.



**9. Set Page Address**

| Action                   | C/D | W/R | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  |
|--------------------------|-----|-----|----|----|----|----|-----|-----|-----|-----|
| Set Page Address PA[3:0] | 0   | 0   | 1  | 0  | 1  | 1  | PA3 | PA2 | PA1 | PA0 |

Set the SRAM page address before write/read memory from host interface. Each page of SRAM corresponds to 8 COM lines on LCD panel, except for the last page. The last page corresponds to the icon output CIC.

Possible value = 0~8.

**10. Set V<sub>BIAS</sub> Potentiometer**

| Action  | C/D | W/R | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Set V <sub>BIAS</sub> Potentiometer PM [7:0]<br>(Double-byte command) | 0   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   | 1   |
|   | 0   | 0   | PM7 | PM6 | PM5 | PM4 | PM3 | PM2 | PM1 | PM0 |

Program V<sub>BIAS</sub> Potentiometer (PM[7:0]). See section LCD Voltage Setting for more detail.

Effective range: 0 ~ 255 (Default: 49H)

**11. Set Partial Display Control**

| Action                            | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
|-----------------------------------|-----|-----|----|----|----|----|----|----|----|-----|
| Set Partial Display Enable LC [5] | 0   | 0   | 1  | 0  | 0  | 0  | 0  | 1  | 0  | LC5 |

This command is used to enable partial display function.

LC[5] : **0b: Disable Partial Display**, Mux-Rate = CEN+1 (DST, DEN not used.)

1b: Enable Partial Display, Mux-Rate = DEN-DST+1

**12. Set RAM Address Control**

| Action       | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2  | D1  | D0  |
|--------------|-----|-----|----|----|----|----|----|-----|-----|-----|
| Set AC [2:0] | 0   | 0   | 1  | 0  | 0  | 0  | 1  | AC2 | AC1 | AC0 |

Program registers AC[2:0] for RAM address control. It controls the auto-increment behavior of CA and PA.

AC[0] – WA, Automatic column/page wrap around.

0: CA or PA (depends on AC[1]= 0 or 1) will stop increasing after reaching boundary

1: CA or PA (depends on AC[1]= 0 or 1) will restart, and CA or PA will increase by one.

AC[1] – Auto-Increment order

0 : column (CA) increasing (+1) first until CA reach CA boundary, then PA will increase by (+/-1).

1 : page (PA) increasing (+/-1) first until PA reach PA boundary, then CA will increase by (+1).

AC[2] – PID, page address (PA) auto increment direction ( 0/1 = +/- 1 )

When WA=1 and CA reaches CA boundary, PID controls whether page address will be adjusted by

+1 or -1.

**13. Set Frame Rate**

| Action                  | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1  | D0  |
|-------------------------|-----|-----|----|----|----|----|----|----|-----|-----|
| Set Frame Rate LC [4:3] | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 0  | LC4 | LC3 |

Program LC [3] for frame rate setting

00b: 76 fps

**01b: 95 fps**

10b: 132 fps

11b: 168 fps

(fps: frame-per-second)

**14. Set All Pixel ON**

| Action                  | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
|-------------------------|-----|-----|----|----|----|----|----|----|----|-----|
| Set All Pixel ON DC [1] | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 1  | 0  | DC1 |

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM.

(Default: 0)

**15. Set Inverse Display**

| Action                     | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
|----------------------------|-----|-----|----|----|----|----|----|----|----|-----|
| Set Inverse Display DC [0] | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 1  | 1  | DC0 |

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM. (Default: 0)

**16. Set Display Enable**

| Action                   | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
|--------------------------|-----|-----|----|----|----|----|----|----|----|-----|
| Set Display Enable DC[2] | 0   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 1  | DC2 |

This command is for programming register DC[2]. When DC[2] is set to 1, UC1604c will first exit from sleep mode, restore the power and then turn on COM drivers and SEG drivers. (Default: 0)

**17. Set LCD Mapping Control**

| Action                  | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------------------|-----|-----|----|----|----|----|----|----|----|----|
| Set LCD Control LC[2:1] | 0   | 0   | 1  | 1  | 0  | 0  | 0  | MY | MX | 0  |

Set LC[2:1] for COM (row) mirror (MY), SEG (column) mirror (MX). (Default: 00b)

MY is implemented by reversing the mapping order between RAM and COM (row) electrodes. The data stored in RAM is not affected by MY command. MY will have immediate effect on the display image.

MX is implemented by selecting the CA or 63-CA as write/read (from host interface) display RAM column address so this function will only take effect after rewriting the RAM data.

**18. System Reset**

| Action       | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--------------|-----|-----|----|----|----|----|----|----|----|----|
| System Reset | 0   | 0   | 1  | 1  | 1  | 0  | 0  | 0  | 1  | 0  |

This command will activate the system reset.

Control register values will be reset to their default values. Data store in RAM will not be affected.

**19. NOP**

| Action       | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--------------|-----|-----|----|----|----|----|----|----|----|----|
| No Operation | 0   | 0   | 1  | 1  | 1  | 0  | 0  | 0  | 1  | 1  |

This command is used for "no operation".

**20. Set Test Control**

| Action                | C/D | W/R | D7            | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------------------|-----|-----|---------------|----|----|----|----|----|----|----|
| Set TT                | 0   | 0   | 1             | 1  | 1  | 0  | 0  | 1  | TT |    |
| (Double byte command) | 0   | 0   | For test only |    |    |    |    |    |    |    |

This command is used for UltraChip production testing. Please do NOT use.

**21. Set LCD Bias Ratio**

| Action                  | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1  | D0  |
|-------------------------|-----|-----|----|----|----|----|----|----|-----|-----|
| Set Bias Ratio BR [1:0] | 0   | 0   | 1  | 1  | 1  | 0  | 1  | 0  | BR1 | BR0 |

Bias ratio definition:

00b= 6      01b= 7      10b= 8      11b= 9

**22. Set COM End**

| Action                                 | C/D | W/R | D7 | D6 | D5                     | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|----|----|------------------------|----|----|----|----|----|
| Set CEN [5:0]<br>(Double-byte command) | 0   | 0   | 1  | 1  | 1                      | 1  | 0  | 0  | 0  | 1  |
|  | 0   | 0   | -  | -  | CEN register parameter |    |    |    |    |    |

This command programs the ending COM electrode. CEN defines the number of used COM electrodes, and it should correspond to the number of pixel-rows in the LCD. When the LCD has less than 64 pixel rows, the LCM designer should set CEN to  $N-1$  (where  $N$  is the number of pixel rows) and use COM1 through COM- $N$  as COM driver electrodes. (Default: 63)

**23. Set Partial Display Start**

| Action                                 | C/D | W/R | D7 | D6 | D5                     | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|----|----|------------------------|----|----|----|----|----|
| Set DST [5:0]<br>(Double-byte command) | 0   | 0   | 1  | 1  | 1                      | 1  | 0  | 0  | 1  | 0  |
|  | 0   | 0   | -  | -  | DST register parameter |    |    |    |    |    |

This command programs the starting COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.

**24. Set Partial Display End**

| Action                                 | C/D | W/R | D7 | D6 | D5                     | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|----|----|------------------------|----|----|----|----|----|
| Set DEN [5:0]<br>(Double-byte command) | 0   | 0   | 1  | 1  | 1                      | 1  | 0  | 0  | 1  | 1  |
|  | 0   | 0   | -  | -  | DEN register parameter |    |    |    |    |    |

This command programs the ending COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.


CEN, DST, and DEN are 0-based index of COM electrodes. They control only the COM electrode activity, and do not affect the mapping of display RAM to each COM electrodes. The image displayed by each pixel row is therefore not affected by the setting of these three registers.

When LC[5]=1b, the Mux-Rate is narrowed down to  $DEN - DST + 1$ . When MUX rate is reduced, reduce the frame rate accordingly to reduce power. Changing MUX rate also require BR and  $V_{LCD}$  to be reduced.

For minimum power consumption, set LC[5]=1b, set (DST, DEN, CEN) to minimize Mux rate, use slowest frame rate which satisfies the flicker requirement, set PC[0]=0b, and use lowest BR, lowest  $V_{LCD}$  which satisfies the contrast requirement. When Mux-Rate is under 16, it is recommended to set BR=6 for optimum power saving.

In either case, DST/DEN defines a small subsection of the display which will remain active while shutting down all the rest of the display to conserve energy.

Keep  $CEN \geq DEN \geq DST + 9$





| Display Data Direction | Function Setting |          |           | Image in DDRAM (Physical origin: upper left corner) | Display Data Direction         | Function Setting |          |           | Image in DDRAM (Physical origin: upper left corner) |
|------------------------|------------------|----------|-----------|---|--------------------------------|------------------|----------|-----------|---|
|                        | AIO AC[1]        | MX LC[1] | RID AC[2] |   |                                | AIO AC[1]        | MX LC[1] | RID AC[2] |   |
| Normal                 | 0                | 0        | 0         |   | X-Y Exchange                   | 1                | 0        | 0         |   |
| Y-mirror               | 0                | 0        | 1         |   | X-Y Exchange Y-mirror          | 1                | 0        | 1         |   |
| X-mirror               | 0                | 1        | 0         |   | X-Y Exchange X-mirror          | 1                | 1        | 0         |   |
| X-mirror Y-mirror      | 0                | 1        | 1         |   | X-Y Exchange X-mirror Y-mirror | 1                | 1        | 1         |   |

**25. Set MTP Operation Control**

| Action                                  | C/D | W/R | D7 | D6 | D5 | D4    | D3    | D2    | D1    | D0    |
|---|-----|-----|----|----|----|-------|-------|-------|-------|-------|
| Set MTPC [4:0]<br>(Double-byte command) | 0   | 0   | 1  | 1  | 1  | 1     | 1     | 0     | 0     | 0     |
|   | 0   | 0   | -  | -  | -  | MTPC4 | MTPC3 | MTPC2 | MTPC1 | MTPC0 |

This command is for MTP operation control: (MTPC[4:0] : default: **00H**)

MTPC[2:0] : MTP command

**000** : Sleep      001 : MTP Read      010 : MTP Erase      011 : MTP Program  
 1xx : For UltraChip's use only.

MTPC[3] : 1: MTP Enabled (automatically cleared each time after MTP command is done) Default: **0b**

MTPC[4] : 1: MTP value valid (set H to active MTP value) Default: **0b**

DC[2] and MTPC[3] are mutually exclusive. Only one of these two control flags can be set to ON at any time. In other words, when DC[2] is ON, all MTP operations will be blocked, and, when MTP operation is active, set DC[2] to 1 will be blocked.

**26. Set MTP Write Mask**

| Action                                  | C/D | W/R | D7 | D6 | D5        | D4 | D3 | D2 | D1 | D0 |
|---|-----|-----|----|----|-----------|----|----|----|----|----|
| Set MTPM [5:0]<br>(Double-byte command) | 0   | 0   | 1  | 1  | 1         | 1  | 1  | 0  | 0  | 1  |
|   | 0   | 0   | -  | -  | MTPM[5:0] |    |    |    |    |    |

This command enables Write to each of the individual MTP bits. When MTPM[x]=1, the x-th bit of the MTP memory will be programmed to "1". MTPM[x]=0 means no Write action for x-th bit. And the content of this bit will not change.

The amount of "programming current" increases with the number of 1's in MTPM. If the "programming current" appears to be too high for the LCM design (e.g. TST4 ITO trace is not wide enough to supply the current), use multiple write cycles and distribute the 1's evenly into these cycles.

MTPM[5:0] : Set PMO value (Default: 00H)

**27. Set V<sub>MTP1</sub> Potentiometer**

| Action                                   | C/D | W/R | D7         | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|------------|----|----|----|----|----|----|----|
| Set VMTP1 [7:0]<br>(Double-byte command) | 0   | 0   | 1          | 1  | 1  | 1  | 0  | 1  | 0  | 0  |
|  | 0   | 0   | VMTP1[7:0] |    |    |    |    |    |    |    |

This command is for fine tuning V<sub>OPT1</sub> setting (with BR=00).

**28. Set V<sub>MTP2</sub> Potentiometer**

| Action                                   | C/D | W/R | D7         | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|------------|----|----|----|----|----|----|----|
| Set VMTP2 [7:0]<br>(Double-byte command) | 0   | 0   | 1          | 1  | 1  | 1  | 0  | 1  | 0  | 1  |
|  | 0   | 0   | VMTP2[7:0] |    |    |    |    |    |    |    |

This command is for fine tuning V<sub>MTP2</sub> setting (with BR=11).

**29. Set MTP Write Timer**

| Action                                   | C/D | W/R | D7         | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|------------|----|----|----|----|----|----|----|
| Set MTPWT [7:0]<br>(Double-byte command) | 0   | 0   | 1          | 1  | 1  | 1  | 0  | 1  | 1  | 0  |
|  | 0   | 0   | MTPWT[7:0] |    |    |    |    |    |    |    |

This command is only valid when MTPC[3]=1.

**30. Set MTP Read Timer**

| Action                                   | C/D | W/R | D7         | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--|-----|-----|------------|----|----|----|----|----|----|----|
| Set MTPRT [7:0]<br>(Double-byte command) | 0   | 0   | 1          | 1  | 1  | 1  | 0  | 1  | 1  | 1  |
|  | 0   | 0   | MTPRT[7:0] |    |    |    |    |    |    |    |

This command is only valid when MTPC[3]=1.

Serial Read Command (Enable only in S8/S9 mode):

**31. Get Status**

| Action     | C/D | W/R | D7  | D6  | D5   | D4   | D3   | D2   | D1   | D0   |
|------------|-----|-----|-----|-----|------|------|------|------|------|------|
| Get Status | 0   | 0   | 1   | 1   | 1    | 1    | 1    | 1    | 1    | 0    |
|            | 0   | 1   | ID  | MX  | MY   | WA   | DE   | WS   | MD   | MS   |
|            | 0   | 1   | VER | POR | PMO5 | PMO4 | PMO3 | PMO2 | PMO1 | PMO0 |

See command 3.

**32. Read Data Byte from Memory**

| Action                             | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------------------------------------|-----|-----|----|----|----|----|----|----|----|----|
| Read data<br>(double-byte command) | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
|                                    | 1   | 1   | #  | #  | #  | #  | #  | #  | #  | #  |

See command 2 for more information.

## LCD VOLTAGE SETTING

### MULTIPLEX RATES

Multiplex Rate is completely software programmable in UC1604c via registers CEN, DST, DEN, and partial display control flags LC[5].

Combined with low power partial display mode and a low bias ratio of 6, UC1604c can support wide variety of display control options. For example, when a system goes into stand-by mode, a large portion of LCD screen can be turned off to conserve power.

### BIAS RATIO SELECTION

Bias Ratio (*BR*) is defined as the ratio between  $V_{LCD}$  and  $V_D$ , i.e.

$$BR = V_{LCD}/V_D,$$

where  $V_D = V_{B1+} - V_{B1-} = V_{B0+} - V_{B0-}$ .

The theoretical optimum *Bias Ratio* can be estimated by  $\sqrt{Mux} + 1$ . *BR* of value 15~20% lower/higher than the optimum value calculated above will not cause significant visible change in image quality.

UC1604c supports four *BR* as listed below. *BR* can be selected by software program.

| BR         | 0 | 1 | 2 | 3 |
|------------|---|---|---|---|
| Bias Ratio | 6 | 7 | 8 | 9 |

Table 1: Bias Ratios

### TEMPERATURE COMPENSATION

Four different temperature compensation coefficients can be selected via software. The four coefficients are given below:

| TC       | 0     | 1     | 2     | 3     |
|----------|-------|-------|-------|-------|
| % per °C | -0.00 | -0.05 | -0.10 | -0.15 |

Table 2: Temperature Compensation

### $V_{LCD}$ GENERATION

$V_{LCD}$  may be supplied either by internal charge pump or by external power supply. The source of  $V_{LCD}$  is controlled by PC[2].

When  $V_{LCD}$  is generated internally, the voltage level of  $V_{LCD}$  is determined by three control registers: *BR* (Bias Ratio), *PM* (Potentiometer), and *TC* (Temperature Compensation), with the following relationship:

$$V_{LCD} = (C_{V0} + C_{PM} \times PM) \times (1 + (T - 25) \times C_T \%)$$

where

$C_{V0}$  and  $C_{PM}$  are two constants, whose value depends on the setting of *BR* register, as illustrated in the table on the next page,

*PM* is the numerical value of *PM* register,

*T* is the ambient temperature in °C, and

$C_T$  is the temperature compensation coefficient as selected by *TC* register.

### $V_{LCD}$ FINE TUNING


Black-and-white STN LCD is sensitive to even a 1% mismatch between IC driving voltage and the  $V_{OP}$  of LCD. However, it is difficult for LCD makers to guarantee such high precision matching of parts from different vendors. It is therefore necessary to adjust  $V_{LCD}$  to match the actual  $V_{OP}$  of the LCD.

For the best result, software based approach for  $V_{LCD}$  adjustment or MTP is the recommended method for  $V_{LCD}$  fine-tuning. System designers should always consider the contrast fine tuning requirement before finalizing on the LCM design.

### LOAD DRIVING STRENGTH

The power supply circuit of UC1604c is designed to handle LCD panels with loading up to ~24nF using 20-Ω/Sq ITO glass with  $V_{DD2/3} \geq 2.6V$ . For larger LCD panels, use lower resistance ITO glass packaging.

**V<sub>LCD</sub> QUICK REFERENCE**



V<sub>LCD</sub> Programming Curve.

| BR | C <sub>v0</sub> (V) | C <sub>PM</sub> (mV) | PM  | V <sub>LCD</sub> Range (V) |
|----|---------------------|----------------------|-----|----------------------------|
| 6  | 4.782               | 12.151               | 0   | 4.78                       |
|    |                     |                      | 255 | 7.88                       |
| 7  | 5.570               | 14.141               | 0   | 5.57                       |
|    |                     |                      | 255 | 9.18                       |
| 8  | 6.360               | 16.149               | 0   | 6.36                       |
|    |                     |                      | 255 | 10.48                      |
| 9  | 7.143               | 18.142               | 0   | 7.14                       |
|    |                     |                      | 240 | 11.50                      |

**Note:**

1. For good product reliability, keep V<sub>LCD</sub> under **11.5V** over all temperature.
2. The integer values of BR above are for reference only and may have slight shift.

HI-V GENERATOR AND BIAS REFERENCE CIRCUIT




FIGURE 1: Reference circuit using internal Hi-V generator circuit

**Note**

Sample component values: (The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.)

$C_{Bx}$ : 2.2  $\mu$ F/5V or 300x LCD load capacitance, whichever is higher.

$C_L$ : 330nF(16V) is appropriate for most applications.

$R_L$ : 3.3M~10M  $\Omega$  to act as a draining circuit when  $V_{DD}$  is shut down abruptly.

## LCD DISPLAY CONTROLS

### CLOCK & TIMING GENERATOR

UC1604c contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

4 different frame rates are provided for system design flexibility. The frame rate is controlled by register LC[4:3]. When Mux-Rate is above 45, Frame rate: 76fps, 95fps, 132fps, and 168 fps.

When Mux-Rate is lowered to 44, 33, 22, and 17, frame rate will be scaled down automatically by 1.5, 2, 3, and 4 times to reduce power consumption.

Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

### DRIVER MODES

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When SEG and COM drivers are in idle mode, they will be connected together to ensure zero DC condition on the LCD.

### DRIVER ARRANGEMENTS

The naming conventions are: COM $x$ , where  $x = 1-64$ , refers to the row driver for the  $x$ -th row of pixels on the LCD panel.

The mapping of COM( $x$ ) to LCD pixel rows is fixed and it is not affected by SL, CEN, DST, DEN, MX or MY settings.

### DISPLAY CONTROLS

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

### DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via *Set Display Enable* command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1604c will put itself into Sleep Mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1", and UC1604c will first exit from Sleep Mode, restore the power ( $V_{LCD}$ ,  $V_D$  etc.) and then turn on COM and SEG drivers.

### ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

### INVERSE (PXV)

When this flag set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.

### PARTIAL DISPLAY

UC1604c provides flexible control of Mux Rate and active display area. Please refer to commands *Set COM End*, *Set Partial Display Start*, and *Set Partial Display End* for more detail.

**ITO LAYOUT AND LC SELECTION**

Since COM scanning pulses of UC1604c can be as short as 91µS, it is critical to control the RC delay of COM and SEG signal to minimize crosstalk and maintain good mass production consistency.

**COM TRACES**

Excessive COM scanning pulse RC decay can cause fluctuation of contrast and increase COM direction crosstalk.

Please limit the worst case of COM signals RC delay (RC<sub>MAX</sub>) as calculated below

$$(R_{ROW} / 2.7 + R_{COM}) \times C_{ROW} < 9.23\mu S$$

where

C<sub>ROW</sub>: LCD loading capacitance of one row of pixels. It can be calculated by C<sub>LCD</sub>/Mux-Rate, where C<sub>LCD</sub> is the LCD panel capacitance.

R<sub>ROW</sub>: ITO resistance over one row of pixels within the active area

R<sub>COM</sub>: COM routing resistance from IC to the active area + COM driver output impedance.

In addition, please limit the min-max spread of RC decay to be:

$$| RC_{MAX} - RC_{MIN} | < 2.76\mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

(Use worst case values for all calculations)

**SEG TRACES**

Excessive SEG signal RC decay can cause image dependent changes of medium gray shades and sharply increase the crosstalk of SEG direction.

For good image quality, please minimize SEG ITO trace resistance and limit the worst case of SEG signal RC delay as calculated below.

$$(R_{COL} / 2.7 + R_{SEG}) \times C_{COL} < 6.30\mu S$$

where

C<sub>COL</sub>: LCD loading capacitance of one pixel column. It can be calculated by C<sub>LCD</sub> / (# of column), where C<sub>LCD</sub> is the LCD panel capacitance.

R<sub>COL</sub>: ITO resistance over one column of pixels within the active area

R<sub>SEG</sub>: SEG routing resistance from IC to the active area + SEG driver output impedance.

(Use worst case values for all calculations)

**SELECTING LIQUID CRYSTAL**

The selection of LC material is crucial to achieve the optimum image quality of finished LCM.

When (V<sub>90</sub>-V<sub>10</sub>)/V<sub>10</sub> is too large, image contrast will deteriorate, and images will look murky and dull.

When (V<sub>90</sub>-V<sub>10</sub>)/V<sub>10</sub> is too small, image contrast will become too strong, and crosstalk will increase.

For the best result, it is recommended the LC material has the following characteristics:

$$(V_{90}-V_{10})/V_{10} = (V_{ON}-V_{OFF})/V_{OFF} \times 0.72\sim 0.80$$

where V<sub>90</sub> and V<sub>10</sub> are the LC characteristics, and V<sub>ON</sub> and V<sub>OFF</sub> are the ON and OFF V<sub>RMS</sub> voltage produced by LCD driver IC at the specific Mux-rate.

Two examples are provided below:

| Duty | Bias | V <sub>ON</sub> /V <sub>OFF</sub> -1 | x0.80 | x0.72 |
|------|------|--------------------------------------|-------|-------|
| 1/65 | 1/9  | 13.3%                                | 10.6% | 9.6%  |
| 1/65 | 1/8  | 13.1%                                | 10.5% | 9.5%  |






FIGURE 2: COM and SEG Electrode Driving Waveform

**HOST INTERFACE**

As summarized in the table below, UC1604c supports 2 8-bit parallel bus protocols and 3 serial bus protocols. Designers can choose either the 8-bit parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules and minimize connector pins.

|                     |              | Bus Type        |                  |                       |            |                          |
|---------------------|--------------|-----------------|------------------|-----------------------|------------|--------------------------|
|                     |              | 8080            | 6800             | S8(4-wire)            | S9(3-wire) | I <sup>2</sup> C(2-wire) |
| Width               |              | 8-bit           | 8-bit            | Serial                |            |                          |
| Access              |              | Read / Write    |                  | Read (status) / Write |            | R / W                    |
| Control & Data Pins | BM[1:0]      | 10              | 11               | 00                    | 01         | 01                       |
|                     | D[7]         | Data            | Data             | --                    | 0          | 1                        |
|                     | CS[1:0]      | Chip Select     |                  |                       |            | A[3:2]                   |
|                     | CD           | Control/Data    |                  |                       | 0          |                          |
|                     | WR0          | $\overline{WR}$ | $\overline{R/W}$ | 0                     |            |                          |
|                     | WR1          | $\overline{RD}$ | EN               | 0                     |            |                          |
|                     | D[6,2,1]     | Data            |                  | --                    |            |                          |
|                     | D[5:3], D[0] | Data            |                  | D[5:3]=SDA, D[0]=SCK  |            |                          |

Connect unused control pins and data bus pins to V<sub>DD</sub> for "H" or V<sub>SS</sub> for "L".

|                  | CS<br>Disable Bus Interface | CS<br>Init. Bus State | RESET<br>Init. Bus State |
|------------------|-----------------------------|-----------------------|--------------------------|
| 8-bit            | ✓                           | -                     | ✓                        |
| S8 or S9         | ✓                           | ✓                     | ✓                        |
| I <sup>2</sup> C | -                           | -                     | ✓                        |

- CS disable bus interface – CS can be used to disable Bus Interface Write / Read Access.
- RESET can be pin reset / soft reset / power on reset.

**Table 3:** Host interfaces Summary


**PARALLEL INTERFACE**

The timing relationship between UC1604c internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipeline. This architecture requires that, every time memory address is modified, either in parallel mode or serial mode, by either Set CA or Set PA command, a dummy read

cycle need to be performed before the actual data can propagate through the pipeline and be read from data port D[7:0].

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.



**Figure 3: Parallel Interface & Related Internal Signals**


**SERIAL INTERFACE**

UC1604c supports three serial modes, one 4-wire SPI mode (S8), one 3-wire SPI mode (S9) and one 2-wire SPI mode (I<sup>2</sup>C). Bus interface mode is determined by the wiring of the BM[1:0] and D[7]. See table in last page for more detail.


**S8 (4-WIRE) INTERFACE**

Pins CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, these 8 bits will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse. Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.



**FIGURE 4.a:** 4-wire Serial Interface (S8) – Read




**Figure 4.b:** 4-wire Serial Interface (S8) – Write

**S9 (3-WIRE) INTERFACE**


Pins CS[1:0] are used for chip select and bus cycle reset. On each write cycle, the first bit is CD, which determines the content of the following 8 bits of data, MSB first. These 8 command or data bits are latched on rising SCK edges into an 8-bit data holder. If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and

transferred to proper address in the Display Data RAM at the rising edge of the last SCK pulse.

By sending CD information explicitly in the bit stream, control pin CD is not used, and should be connected to either V<sub>DD</sub> or V<sub>SS</sub>. The toggle of CS0 (or CS1) for each byte of data/command is recommended but optional.



**FIGURE 5.a:** 3-wire Serial Interface (S9) – Read



**Figure 5.b:** 3-wire Serial Interface (S9) – Write

**I<sup>2</sup>C (2-WIRE) INTERFACE**


When BM[1:0] is set to "LH" and D[7] is set to "H", UC1604c is configured as an I<sup>2</sup>C bus signaling protocol compliant slave device. Please refer to I<sup>2</sup>C standard for details of the bus signaling protocol, and AC Characteristic section for timing parameters of UltraChip's implementation.

In this mode, pins CS[1:0] become A[3:2] and is used to configure UC1604c' device address. Proper wiring to V<sub>DD</sub> or V<sub>SS</sub> is required for the IC to operate properly for I<sup>2</sup>C mode.


Each UC1604c I<sup>2</sup>C interface sequence starts with a "S" (Start) from the bus master, followed by a sequence header, containing a device address, the mode of transfer (CD, 0:Control, 1:Data), and the direction of the transfer (RW, 0:Write, 1:Read).

Since both WR and CD are expressed explicitly in the header byte, the control pins WR[1:0] and CD are not used in I<sup>2</sup>C mode and should be connected to V<sub>SS</sub>.

**Write Mode**



**Read Mode**




The direction (read or write) and content type (command or data) of the data bytes following each header byte are fixed for the sequence. To change the direction (R↔W) or the content type (C↔D), start a new sequence with a START (S) flag, followed by a new header.

After receiving the header, the UC1604c will send out a "A" (Acknowledge signal, pull to "L"). Then, depends on the setting of the header, the transmitting device (either the bus master or UC1604c) will start placing data bits on SDA, MSB to LSB, and the sequence will repeat until a STOP signal (P, in WRITE mode), or an N (Not Acknowledged, in READ mode) is sent by the bus master.

When using I<sup>2</sup>C serial mode, if command *System Reset* is to be written, the writing sequence must be finished (STOP) before succeeding data or commands start. The flow chart on the right shows a writing sequence with a "System Reset" command.

Note that, for data read (CD=1), the first byte of data transmitted will be dummy.



HOST INTERFACE REFERENCE CIRCUIT




FIGURE 6: 8080/8bit parallel mode reference circuit




FIGURE 7: 6800/8bit parallel mode reference circuit






FIGURE 8: Serial-8 serial mode reference circuit




FIGURE 9: Serial-9 serial mode reference circuit




FIGURE 10: I<sup>2</sup>C serial mode reference circuit

**Note**

- The ID pins are for production control. The connection will affect the content of D[7] of the 1-st byte of the Get Status command. Connect to V<sub>DD</sub> for “H” or V<sub>SS</sub> for “L”.
- RST pin is optional. When the RST pin is not used, connect it to V<sub>DD</sub>.
- When using I<sup>2</sup>C serial mode, CS1/0 are user configurable and affect A[3:2] of device address.
- R1, R2: 2k ~ 10k Ω, use lower resistor for bus speed up to 3.6MHz, use higher resistor for lower power.

## DISPLAY DATA RAM (DDRAM)

### DATA ORGANIZATION

The input display data is stored to a dual port static DDRAM (DDRAM, for Display Data RAM) organized as 65x192.

After setting CA and RA, the subsequent data write cycle will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

### DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

### DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Row Address (RA) and Column Address (CA) by issuing *Set Row Address* and *Set Column Address* commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop increasing after reaching the end of row (191), and system programmers need to set the values of PA and CA explicitly.

If WA is ON (1), when CA reaches end of page, CA will be reset to 0 and PA will increase or decrease, depending on the setting of row Increment Direction (RID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 7), PA will be wrapped around to the other end of RAM and continue.

### MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (191-CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect of the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

### ROW MAPPING

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FLT & FLB) or Mirror Y (MY, LC[2]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by SL rows.

### RAM ADDRESS GENERATION

The mapping of the data stored in the display SRAM and the scanning electrodes can be obtained by combining the fixed Rm scanning sequence and the following RAM address generation formula.

During the display operation, the RAM line address generation can be mathematically represented as following:

For the 1-st line period of each field

$$Line = SL$$

Otherwise

$$Line = \text{Mod}(Line+1, 64)$$

Where Mod is the modular operator, and Line is the bit slice line address of RAM to be outputted to column drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above Line generation formula produce the "loop around" effect as it effectively resets Line to 0 when Line+1 reaches 64.

### MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between row electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1<sup>st</sup> line period of each field

$$Line = \text{Mod}(SL + MR - 1, 64)$$

Otherwise

$$Line = \text{Mod}(Line-1, 64)$$

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM is not affected by MY.



## RESET & POWER MANAGEMENT

### TYPES OF RESET

UC1604c has two different types of Reset:

*Power-On-Reset* and *System-Reset*.

*Power-On-Reset* is performed right after  $V_{DD}$  is connected to power. *Power-On-Reset* will first wait for about ~5mS,

depending on the time required for  $V_{DD}$  to stabilize, and then trigger the *System Reset*.

*System Reset* can also be activated by connecting the RST pin to ground.

In the following discussions, Reset means *System Reset*.

The differences between pin reset and software reset are

| Procedure (Restoring to default value) | Pin Reset (Power On Reset) | Software Reset |
|--|----------------------------|----------------|
| Column Address : CA[7:0]=0             | V                          | V              |
| Page Address : PA[3:0]=0               | V                          | V              |
| RAM Address Control : AC[2:0]=001b     | V                          | V              |
| Temp. Compensation : TC[1:0]=00b       | V                          | X              |
| Power Control : PC[2:0]=110b           | V                          | X              |
| Scroll Line : SL[5:0]=0                | V                          | X              |
| Vbias Potentiometer : PM[7:0]=49h      | V                          | X              |
| Partial Display Control : LC[5]=0b     | V                          | X              |
| Frame Rate : LC[4:3]                   | V                          | X              |
| All-Pixel-On : DC[1]=0b                | V                          | X              |
| Inverse Display : DC[0]=0b             | V                          | X              |
| Display Enable : DC[2]=0b              | V                          | X              |
| LCD Mapping Control : LC[2:1]=00b      | V                          | X              |
| Test Control                           | V                          | X              |
| LCD Bias Ratio : BR[1:0]=11b           | V                          | X              |
| COM End : CEN[6:0]=63d                 | V                          | X              |
| Partial Display Command                | V                          | X              |
| MTP Function Control                   | V                          | X              |

### RESET STATUS

When UC1604c enters RESET sequence:

- Operation mode will be "Reset"
- All control registers are reset to default values. Refer to Control Registers for details of their default values.

### OPERATION MODES

UC1604c has three operating modes (OM):  
Reset, Sleep, Normal.

For each mode, the related statuses are as below:

| Mode             | Reset  | Sleep  | Normal |
|------------------|--------|--------|--------|
| OM               | 00     | 10     | 11     |
| Host Interface   | Active | Active | Active |
| Clock            | OFF    | OFF    | ON     |
| LCD Drivers      | OFF    | OFF    | ON     |
| Charge Pump      | OFF    | OFF    | ON     |
| Draining Circuit | ON     | ON     | OFF    |

Table 4: Operating Modes

**CHANGING OPERATION MODE**

In addition to Power-ON-Reset, two commands will initiate OM transitions:

*Set Display Enable*, and *System Reset*.

When DC[2] is modified by *Set Display Enable*, OM will be updated automatically. There is no other action required to enter Sleep mode.

OM changes are synchronized with the edges of UC1604c' internal clock. To ensure consistent system states, wait at least 10 $\mu$ S after issuing the *Set Display Enable* command or triggering *System Reset*.

| Action                                | Mode   | OM |
|---------------------------------------|--------|----|
| RST_ pin pulled "L"<br>Power ON reset | Reset  | 00 |
| Set Driver Enable to "0"              | Sleep  | 10 |
| Set Driver Enable to "1"              | Normal | 11 |

**Table 5:** OM changes

Both Reset mode and Sleep mode drain the charges stored in the external capacitors  $C_{B0}$ ,  $C_{B1}$ , and  $C_L$ . When entering Reset mode or Sleep mode, the display drivers will be disabled.

The difference between Sleep mode and Reset mode is that Reset mode clears all control registers and restores them to default values, while Sleep mode retains all the control registers values set by the user.

It is recommended to use Sleep Mode for Display OFF operations as UC1604c consumes very little energy in Sleep mode (typically under 5 $\mu$ A).

**EXITING SLEEP MODE**

UC1604c contains internal logic to check whether  $V_{LCD}$  and  $V_D$  are ready before releasing COM and SEG drivers from their idle states. When exiting Sleep or Reset mode, COM and SEG drivers will not be activated until UC1604c internal voltage sources are restored to their proper values.

POWER-UP SEQUENCE




FIGURE 11: Reference Power-Up Sequence

There's no delay needed while turning ON  $V_{DD}$  and  $V_{DD2/3}$ , and either one can be turned ON first.





Figure 12: Power Off-On Sequence



**ENTER/EXIT SLEEP MODE SEQUENCE**

UC1604c enters Sleep mode from Display mode by issuing Set Display OFF command. To exit Sleep mode, Set Display ON.




**Figure 13 :** Enter/Exit Sleep Mode Sequence

**Power-Down Sequence**

To prevent the charge stored in capacitor  $C_L$  causing abnormal residue horizontal line on display when  $V_{DD}$  is switched off, use Reset mode to enable the built-in charge draining circuit to discharge these external capacitors.

When internal  $V_{LCD}$  is not used, UC1604c will *NOT* drain  $V_{LCD}$  during RESET. System designers need to make sure external  $V_{LCD}$  source is properly drained off before turning off  $V_{DD}$ .



**FIGURE 14:** Reference Power-Down Sequence

**SAMPLE COMMAND SEQUENCES FOR POWER MANAGEMENT**

The following tables are examples of command sequence for power-up, power-down and display ON/OFF operations. These are only to demonstrate some “*typical, generic*” scenarios. Designers are encouraged to study related

sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

- Type** Required: These items are required
- Customized: These items are not necessary if customer parameters are the same as default
- Advanced: We recommend new users to skip these commands and use default values.
- Optional: These commands depend on what users want to do.

**C/D** The type of the interface cycle. It can be either Command (0) or Data (1)

**W/R** The direction of data flow of the cycle. It can be either Write (0) or Read (1).

**POWER-UP**

| Type | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Chip action                                    | Comments   |
|------|-----|-----|----|----|----|----|----|----|----|----|--|--|
| R    |     |     |    |    |    |    |    |    |    |    | Turn on V <sub>DD</sub> and V <sub>DD2/3</sub> | Wait until V <sub>DD</sub> , V <sub>DD2/3</sub> are stable |
| R    |     |     |    |    |    |    |    |    |    |    | Wait ≤ 3 mS                                    |  |
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin Low                                | Wait 3 uS after RST is Low                                 |
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin High                               | Wait 150mS after RST is High                               |
| C    | 0   | 0   | 0  | 0  | 1  | 0  | 0  | 1  | #  | #  | Set Temp. Compensation                         | Set up LCD format specific parameters, MX, MY, etc.        |
| R    | 0   | 0   | 1  | 1  | 0  | 0  | 0  | #  | #  | #  | Set LCD Mapping Control                        |  |
| A    | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 0  | 0  | #  | Set Frame Rate                                 | Fine tune for power, flicker, contrast.                    |
| R    | 0   | 0   | 1  | 1  | 1  | 0  | 1  | 0  | #  | #  | Set LCD Bias Ratio                             | LCD specific operating voltage setting                     |
| R    | 0   | 0   | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | Set V <sub>BIAS</sub> Potentiometer            |  |
| C    | 0   | 0   | 1  | 0  | 1  | 1  | 1  | 0  | 0  | 0  | Set MTP function                               | Set MTPC[4]=1  |
| C    | 0   | 0   | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  |  |  |
| O    | 1   | 0   | #  | #  | #  | #  | #  | #  | #  | #  | Write display RAM                              | Set up display image                                       |
| O    | .   | .   | .  | .  | .  | .  | .  | .  | .  | .  |  |  |
| O    | 1   | 0   | #  | #  | #  | #  | #  | #  | #  | #  |  |  |
| R    | 0   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 1  | Set Display Enable                             |  |

\* Issue the commands in blue color only when using MTP functions.

**POWER-DOWN**

| Type | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Chip action        | Comments                             |
|------|-----|-----|----|----|----|----|----|----|----|----|--------------------|--------------------------------------|
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin Low    | Wait 3 uS after RST is Low           |
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin High   |                                      |
| R    |     |     |    |    |    |    |    |    |    |    | Draining capacitor | Wait ~3mS before V <sub>DD</sub> OFF |

**DISPLAY-OFF**

| Type | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Chip action         | Comments  |
|------|-----|-----|----|----|----|----|----|----|----|----|---------------------|---|
| R    | 0   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | Set Display Disable |   |
| C    | 1   | 0   | #  | #  | #  | #  | #  | #  | #  | #  | Write display RAM   | Set up display image (Image update is optional. Data in the RAM is retained through the SLEEP state.) |
| C    | .   | .   | .  | .  | .  | .  | .  | .  | .  | .  |                     |   |
| C    | 1   | 0   | #  | #  | #  | #  | #  | #  | #  | #  |                     |   |
| R    | 0   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 1  | Set Display Enable  |   |

## MULTI-TIME PROGRAM NV MEMORY

### OVERVIEW

MTP feature is available for UC1604c such that LCM makers can record an PM offset value in non-volatile memory cells, which can then be used to adjust the effective  $V_{LCD}$  value, in order to achieve high level of consistency for LCM contrast across all shipments.

To accomplish this purpose, three operations are supported by UC1604c:

MTP-Erase, MTP-Program, MTP-Read.


MTP-Program requires an external power source supplied to TST4 pin. MTP allows to program at least 10 times and should be performed only by the LCM makers.

MTP-Read is facilitated by the internal DC-DC converter built-in on UC1604c, no external power source is required, and it is performed automatically after hardware RESET (power-ON and pin RESET).

### OPERATION FOR THE SYSTEM USERS

For the MTP version of UC1604c, the content of the NV memory will be read automatically after the power-on and hardware pin RESET. There is no user intervention or external power source required. When set up properly, the  $V_{LCD}$  will be fine tuned to achieve high level of consistency for the LCM contrast.

The MTP-READ is a relatively slow process and the time required can vary quite a bit. For a successful MTP-READ operation, the MS and WS bits in the *Read Status* commands will exhibit the following waveforms.



As illustrated above, the {MS, WS} will go through a {0,0}⇒{1,0}⇒{1,1}⇒{0,1} transition. When the {MS, WS}={0,1} state is reached, it means the LCM is ready to be turned on.

Although user can use *Read Status* command in a polling loop to make sure {MS, WS}={0, 1} before proceeding with the normal operations, however, it may be simpler to just issue *Set Display Enable* command every 0.5~2 second, repeatedly, together with other LCM optimization settings, such as BR, CEN, TC, etc.

The above “Periodical re-initializing” approach is also an effective safeguard against accidental display off events such as

- ESD strikes
- Mechanical shocks causing LCM connector to malfunction temporarily

### HARDWARE VS. SOFTWARE RESET

The auto-MTP-READ is only performed for hardware RESET (power-ON and RST pin), but not for software *RESET* command. This enables the lcs to turn on display faster without the delay caused by MTP-READ.

It is recommended to use software *RESET* for normal operation control purpose and hardware RESET only during the event of power up and power down.

### OPERATION FOR THE LCM MAKERS

Always ERASE the MTP NV memory cells, before starting the Write process.

## MTP OPERATION FOR LCM MAKERS

### 1. High voltage supply and timer setting

In MTP Program operation, two different high voltages are needed. In chip design, one high voltage is generated by internal charge pump ( $V_{LCD}$ ), the other high voltage must be input from TST4 by external voltage source.

$V_{LCD}$  value is controlled by register MTP3 and MTP2. The default values of these two registers are appropriate for most applications.

External TST4 power source is required for MTP Program operation. MTP Programming speed depends on the TST4 voltage. Considering the ITO trace resistance in COG modules, it is recommended to program the MTP cells one at a time, so that the required 10V at TST4 can be maintained with proper consistency.

No external power source is required for MTP Erase and Read operation. For these MTP operations, TST4 should be open, or connected to  $V_{DD3}$ .


|         | $V_{LCD}$         | TST4 (external input) |
|---------|-------------------|-----------------------|
| Program | MTP3 : FFh (12V)  | 10V (1mA per bit)     |
| Erase   | MTP3 : FFh (12V)  | Floating or $V_{DD3}$ |
| Read    | MTP2 : 85h (6.4V) | Floating or $V_{DD3}$ |

**Note:** Do Erase before Program and program one bit at a time.

### 2. Read MTP status bits

With normal Get Status method (CD=0, W/R=1), MTP operation status can be monitored in the real time. There are 3 status bits (WS, MD, MS) in status register. MTP control circuit will read to verify if the operation (program, erase) success or not. If the operation succeeded, and current

operation will be ended with WS=1. If it failed, last operation will be automatically retried two more times. If it fails 3 times, WS will be set to 0 and the operation is aborted. MD is MTP ID, which is either 1 for MTP IC. No transition.



MTP status bits, TST4 &  $V_{LCD}$  Waveform

### 3. MTP Cell Value Usage

There are 6 MTP cell bits. They are divided into two groups for different purpose.

MTP[5:0] :  $V_{LCD}$  Trim

When PMO[5]=1: PM with trim = PM - PMO[4:0]

When PMO[5]=0: PM with trim = PM + PMO[4:0]

**MTP COMMAND SEQUENCE SAMPLE CODES**

The following tables are examples of command sequence for MTP Program and Erase operations. These are only to demonstrate some “*typical, generic*” scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

MTP operations (Erase, Program, Read) and Set Display ON is mutual exclusive. There is no harm done to the IC or the LCM if this is violated. However, the violating commands will be ignored.

- Type** Required: These items are required
- Customized: These items are not necessary if customer parameters are the same as default
- Advanced: We recommend new users to skip these commands and use default values.
- Optional: These commands depend on what users want to do.

**C/D** The type of the interface cycle. It can be either Command (0) or Data (1)

**W/R** The direction of dataflow of the cycle. It can be either Write (0) or Read (1).

**MTP Program Sample Code**

| Type | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Chip Action                         | Comments   |
|------|-----|-----|----|----|----|----|----|----|----|----|-------------------------------------|--|
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin Low                     | Wait 3uS after RST is Low                                    |
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin High                    | Wait 150mS   |
| R    | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 0  | 1  | 1  | Set Line Rate                       | Set LC[4:3]=11b  |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 0  | Set V <sub>MTP1</sub> Potentiometer | Set MTP V <sub>LCD</sub>                                     |
| R    | 0   | 0   | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  |                                     | MTP2: 85h (6.4V)   |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 0  | 1  | 0  | Set V <sub>MTP2</sub> Potentiometer | Set MTP V <sub>LCD</sub>                                     |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |                                     | MTP3: FFh (12V)  |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 1  | 0  | Set MTP Write Timer                 | Set MTP Timer  |
| R    | 0   | 0   | 0  | 0  | 1  | 1  | 1  | 1  | 0  | 1  |                                     | MTP4: 3Dh (100mS)  |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 1  | 1  | Set MTP Read Timer                  | Set MTP Timer  |
| R    | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  |                                     | MTP5: 03h (10mS)   |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 1  | Set MTP Write Mask                  | Set MTP Bit Mask   |
| C    | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | MTPM                                | Ex: To program MTPM[0] to be 1, set the value to 00000001b * |
| R    |     |     |    |    |    |    |    |    |    |    |                                     | Apply TST4 voltage<br>Program: 10V                           |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0  | Set MTP Control                     |  |
| R    | 0   | 0   | -  | -  | -  | 0  | 1  | 0  | 1  | 1  | Select MTP-Program                  | Set MTPC[3]=1b, MTPC[2:0]=011b                               |
| R    | 0   | 1   | -  | -  | -  | -  | -  | WS | -  | MS | Get Status & PM                     | Check MTP Status until MS=0, WS=1                            |
| R    |     |     |    |    |    |    |    |    |    |    |                                     | Remove TST4 voltage  |
| R    |     |     |    |    |    |    |    |    |    |    | V <sub>DD</sub> =0V                 | Power OFF  |

\* It is recommended that users program one bit at a time.

MTP Erase Sample Code

| Type | C/D | W/R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Chip action                         | Comments   |
|------|-----|-----|----|----|----|----|----|----|----|----|-------------------------------------|--|
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin Low                     | Wait 3uS after RST is Low                          |
| R    |     |     |    |    |    |    |    |    |    |    | Set RST pin High                    | Wait 150mS   |
| R    | 0   | 0   | 1  | 0  | 1  | 0  | 0  | 0  | 1  | 1  | Set Line Rate                       | Set LC[4:3]=11b                                    |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 0  | Set V <sub>MTP1</sub> Potentiometer | Set MTP V <sub>LCD</sub>                           |
| R    | 0   | 0   | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  |                                     | MTP2: 85h (6.4V)                                   |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 1  | Set V <sub>MTP2</sub> Potentiometer | Set MTP V <sub>LCD</sub>                           |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |                                     | MTP3: FFh (12V)                                    |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 1  | 0  | Set MTP Write Timer                 | Set MTP Timer                                      |
| R    | 0   | 0   | 0  | 0  | 1  | 1  | 1  | 1  | 0  | 1  |                                     | MTP4: 3Dh (100mS)                                  |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 0  | 1  | 1  | 1  | Set MTP Read Timer                  | Set MTP Timer                                      |
| R    | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  |                                     | MTP5: 03h (10mS)                                   |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 1  | Set MTP Write Mask                  | Set MTP Bit Mask                                   |
| C    | 0   | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 1  | MTPM1                               | Ex: To erase MTPM[3:0], set the value to 00001111b |
| R    | 0   | 0   | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0  | Set MTP Control                     | Set MTPC[3]=1b, MTPC[2:0]=010b                     |
| R    | 0   | 0   | -  | -  | -  | 0  | 1  | 0  | 1  | 0  | Select MTP-Erase                    |  |
| R    | 0   | 1   | -  | -  | -  | -  | -  | WS | -  | MS | Get Status & PM                     | Check MTP Status until MS=0 WS=1                   |
| R    |     |     |    |    |    |    |    |    |    |    | V <sub>DD</sub> =0V                 | Power OFF  |

**Note:** It is recommended that users clear first all the bits to be programmed.

**ESD CONSIDERATION**

UC1600 series products usually are provided in bare die format to customers. This makes the product particularly sensitive to ESD damage during handling and manufacturing process. It is, therefore, highly recommended that LCM makers strictly follow the “JESD 625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices” when manufacturing LCM.

The following pins in UC1604c require special “ESD Sensitivity” consideration in particular:

| Pins \ Test Mode      |                     | Machine Mode    |                 | Human Body Mode |                 |
|-----------------------|---------------------|-----------------|-----------------|-----------------|-----------------|
|                       |                     | V <sub>DD</sub> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>SS</sub> |
| LCD Driver            |                     | 150V            | 150V            | 1.5KV           | 1.5KV           |
| LCM Digital Interface |                     | 300V            | 300V            | 3.0KV           | 3.0KV           |
| LCM HV Interface      | TST1/2/4            | 300V            | 250V            | 3.0KV           | 3.0KV           |
|                       | C <sub>B</sub> pins | 300V            | 300V            | 3.0KV           | 3.0KV           |
|                       | V <sub>LCDIN</sub>  | 200V            | 200V            | 3.0KV           | 3.0KV           |
|                       | V <sub>LCDOUT</sub> | 300V            | 300V            | 3.0KV           | 3.0KV           |
| PWR/GND               |                     | -               | 300V            | -               | 3.0KV           |

According to UltraChip’s Mass Production experiences, the ESD tolerance conditions are believed to be very stable and can produce high yield in multiple customer sites. However, special care is still required during handling and manufacturing process to avoid unnecessary yield loss due to ESD damages.

**ABSOLUTE MAXIMUM RATINGS**

In accordance with IEC134 – notes 1, 2 and 3.

| Symbol             | Parameter   | Min. | Max.           | Unit |
|--------------------|---|------|----------------|------|
| $V_{DD}$           | Logic Supply voltage                                | -0.3 | +4.0           | V    |
| $V_{DD2}$          | LCD Generator Supply voltage                        | -0.3 | +4.0           | V    |
| $V_{DD3}$          | Analog Circuit Supply voltage                       | -0.3 | +4.0           | V    |
| $V_{DD2/3}-V_{DD}$ | Voltage difference between $V_{DD}$ and $V_{DD2/3}$ | --   | 1.2            | V    |
| $V_{LCD}$          | LCD Generated voltage                               | -0.3 | +13.2          | V    |
| $V_{IN} / V_{OUT}$ | Any input/output                                    | -0.4 | $V_{DD} + 0.3$ | V    |
| $T_{OPR}$          | Operating temperature range                         | -30  | +85            | °C   |
| $T_{STR}$          | Storage temperature                                 | -55  | +125           | °C   |

**Notes**

- $V_{DD}$  is based on  $V_{SS} = 0V$
- Stress values listed above may cause permanent damages to the device.



**SPECIFICATIONS**

**DC CHARACTERISTICS**

| Symbol              | Parameter                  | Conditions  | Min.               | Typ.     | Max.               | Unit |
|---------------------|----------------------------|---|--------------------|----------|--------------------|------|
| V <sub>DD</sub>     | Supply for digital circuit |   | 1.7                | 1.8~3.3  | 3.6                | V    |
| V <sub>DD2/3</sub>  | Supply for bias & pump     |   | 2.6                | 2.7~3.3  | 3.6                | V    |
| V <sub>LCD</sub>    | Charge pump output         | V <sub>DD2/3</sub> ≥ 2.6V, 25°C                             |                    | 4.8~11.5 | 11.5               | V    |
| V <sub>D</sub>      | LCD data voltage           | V <sub>DD2/3</sub> ≥ 2.6V, 25°C                             | 0.80               |          | 1.32               | V    |
| V <sub>IL</sub>     | Input logic LOW            |   |                    |          | 0.1V <sub>DD</sub> | V    |
| V <sub>IH</sub>     | Input logic HIGH           |   | 0.9V <sub>DD</sub> |          |                    | V    |
| V <sub>OL</sub>     | Output logic LOW           |   |                    |          | 0.2V <sub>DD</sub> | V    |
| V <sub>OH</sub>     | Output logic HIGH          |   | 0.8V <sub>DD</sub> |          |                    | V    |
| I <sub>IL</sub>     | Input leakage current      |   |                    |          | 1.5                | μA   |
| I <sub>SB</sub>     | Standby current            | V <sub>DD</sub> = V <sub>DD2/3</sub> = 3.3V,<br>Temp = 85°C |                    |          | 50                 | μA   |
| C <sub>IN</sub>     | Input capacitance          |   |                    | 5        | 10                 | PF   |
| C <sub>OUT</sub>    | Output capacitance         |   |                    | 5        | 10                 | PF   |
| R <sub>0(SEG)</sub> | SEG output impedance       | V <sub>LCD</sub> = 9V                                       |                    | 2200     | 2800               | Ω    |
| R <sub>0(COM)</sub> | COM output impedance       | V <sub>LCD</sub> = 9V                                       |                    | 2200     | 2800               | Ω    |
| F <sub>FR</sub>     | Average Frame Rate         | LC[4:3] = 01b   | -10%               | 95       | +10%               | Hz   |

**POWER CONSUMPTION**

V<sub>DD</sub> = 2.7V,  
V<sub>LCD</sub> = 8.54V  
Mux Rate = 65,  
Temperature = 25°C,

Bias Ratio = 11b,  
Frame Rate = 01b,  
Bus mode = 6800,  
C<sub>L</sub> = 330nF,

PM = 73,  
PMO = 00H,  
C<sub>B</sub> = 2.2μF,  
All outputs are open circuit.

| Display Pattern | Conditions                   | Typ. | Max. |
|-----------------|------------------------------|------|------|
| All-ON          | Bus = idle                   | 175  | 350  |
| All-OFF         | Bus = idle                   | 175  | 350  |
| 2-pixel checker | Bus = idle                   | 196  | 392  |
| -               | Bus = idle (standby current) | -    | 5    |

AC CHARACTERISTICS




FIGURE 15: Parallel Bus Timing Characteristics (for 8080 MCU)

| Symbol   | Signal   | Description            | Condition              | Min.           | Max. | Unit |
|--|----------|------------------------|------------------------|----------------|------|------|
| (2.5V ≤ V <sub>DD</sub> ≤ 3.6V, T <sub>a</sub> = -30 to +85°C) |          |                        |                        | (Read / Write) |      |      |
| t <sub>AS80</sub>  | CD       | Address setup time     |                        | 5              | -    | nS   |
| t <sub>AH80</sub>  |          | Address hold time      |                        | 10             | -    | nS   |
| t <sub>CSSA80</sub>  | CS1, CS0 | Chip select setup time |                        | 5              | -    | nS   |
| t <sub>CSH80</sub>   |          | Chip select hold time  |                        | 5              | -    | nS   |
| t <sub>CY80</sub>  |          | System Cycle time      |                        | 170 / 110      | -    | nS   |
| t <sub>PWR80</sub> / t <sub>PWW80</sub>                        | WR0, WR1 | Pulse width            |                        | 70 / 40        | -    | nS   |
| t <sub>HPW80</sub>   |          | High pulse width       |                        | 70 / 40        | -    | nS   |
| t <sub>DS80</sub>  | D7~D0    | Data setup time        |                        | 35             | -    | nS   |
| t <sub>DH80</sub>  | (Write)  | Data hold time         |                        | 5              | -    | nS   |
| t <sub>ACC80</sub>   | D7~D0    | Read access time       | C <sub>L</sub> = 100pF | -              | 70   | nS   |
| t <sub>OD80</sub>  | (Read)   | Output disable time    |                        | -              | 40   | nS   |
| (1.7V ≤ V <sub>DD</sub> < 2.5V, T <sub>a</sub> = -30 to +85°C) |          |                        |                        | (Read / Write) |      |      |
| t <sub>AS80</sub>  | CD       | Address setup time     |                        | 5              | -    | nS   |
| t <sub>AH80</sub>  |          | Address hold time      |                        | 10             | -    | nS   |
| t <sub>CSSA80</sub>  | CS1, CS0 | Chip select setup time |                        | 5              | -    | nS   |
| t <sub>CSH80</sub>   |          | Chip select hold time  |                        | 5              | -    | nS   |
| t <sub>CY80</sub>  |          | System cycle time      |                        | 270 / 190      | -    | nS   |
| t <sub>PWR80</sub> / t <sub>PWW80</sub>                        | WR0, WR1 | Pulse width            |                        | 120 / 80       | -    | nS   |
| t <sub>HPW80</sub>   |          | High pulse width       |                        | 120 / 80       | -    | nS   |
| t <sub>DS80</sub>  | D7~D0    | Data setup time        |                        | 60             | -    | nS   |
| t <sub>DH80</sub>  | (Write)  | Data hold time         |                        | 5              | -    | nS   |
| t <sub>ACC80</sub>   | D7~D0    | Read access time       | C <sub>L</sub> = 100pF | -              | 115  | nS   |
| t <sub>OD80</sub>  | (Read)   | Output disable time    |                        | -              | 80   | nS   |

Note: t<sub>r</sub> (rising time), t<sub>f</sub> (falling time) : ≤ 15nS




FIGURE 16: Parallel Bus Timing Characteristics (for 6800 MCU)

| Symbol  | Signal   | Description            | Condition     | Min.           | Max. | Unit |
|---|----------|------------------------|---------------|----------------|------|------|
| (2.5V ≤ V <sub>DD</sub> ≤ 3.6V, Ta= -30 to +85°C) |          |                        |               | (Read / Write) |      |      |
| $t_{AS68}$  | CD       | Address setup time     |               | 5              | –    | nS   |
| $t_{AH68}$  | CD       | Address hold time      |               | 10             | –    | nS   |
| $t_{CSSA68}$                                      | CS1, CS0 | Chip select setup time |               | 5              | –    | nS   |
| $t_{CSH68}$                                       | CS1, CS0 | Chip select hold time  |               | 5              | –    | nS   |
| $t_{CY68}$  |          | System cycle time      |               | 170 / 110      | –    | nS   |
| $t_{PWR68} / t_{PWW68}$                           | WR1      | Pulse width            |               | 70 / 40        | –    | nS   |
| $t_{HPW68}$                                       | WR1      | High pulse width       |               | 70 / 40        | –    | nS   |
| $t_{DS68}$  | D7~D0    | Data setup time        |               | 35             | –    | nS   |
| $t_{DH68}$  | (Write)  | Data hold time         |               | 5              | –    | nS   |
| $t_{ACC68}$                                       | D7~D0    | Read access time       | $C_L = 100pF$ | –              | 70   | nS   |
| $t_{OD68}$  | (Read)   | Output disable time    | $C_L = 100pF$ | –              | 40   | nS   |
| (1.7V ≤ V <sub>DD</sub> < 2.5V, Ta= -30 to +85°C) |          |                        |               | (Read / Write) |      |      |
| $t_{AS68}$  | CD       | Address setup time     |               | 5              | –    | nS   |
| $t_{AH68}$  | CD       | Address hold time      |               | 10             | –    | nS   |
| $t_{CSSA68}$                                      | CS1, CS0 | Chip select setup time |               | 5              | –    | nS   |
| $t_{CSH68}$                                       | CS1, CS0 | Chip select hold time  |               | 5              | –    | nS   |
| $t_{CY68}$  |          | System cycle time      |               | 270 / 190      | –    | nS   |
| $t_{PWR68} / t_{PWW68}$                           | WR1      | Pulse width            |               | 120 / 80       | –    | nS   |
| $t_{HPW68}$                                       | WR1      | High pulse width       |               | 120 / 80       | –    | nS   |
| $t_{DS68}$  | D7~D0    | Data setup time        |               | 60             | –    | nS   |
| $t_{DH68}$  | (Write)  | Data hold time         |               | 5              | –    | nS   |
| $t_{ACC68}$                                       | D7~D0    | Read access time       | $C_L = 100pF$ | –              | 115  | nS   |
| $t_{OD68}$  | (Read)   | Output disable time    | $C_L = 100pF$ | –              | 80   | nS   |

Note:  $t_r$  (Rising time),  $t_f$  (falling time) : ≤ 15nS




FIGURE 17: Serial Bus Timing Characteristics (for S8)

| Symbol  | Signal      | Description            | Condition            | Min.           | Max. | Unit |
|---|-------------|------------------------|----------------------|----------------|------|------|
| $(2.5V \leq V_{DD} \leq 3.6V, T_a = -30 \text{ to } +85^\circ\text{C})$ |             |                        |                      | (Read / Write) |      |      |
| $t_{ASS8}$  | CD          | Address setup time     |                      | 5              | –    | nS   |
| $t_{AHS8}$  | CD          | Address hold time      |                      | 10             | –    | nS   |
| $t_{CSSAS8}$  | CS1, CS0    | Chip select setup time |                      | 5              | –    | nS   |
| $t_{CSHS8}$   | CS1, CS0    | Chip select hold time  |                      | 5              | –    | nS   |
| $t_{CYS8}$  | SCK         | System Cycle time      |                      | 190 / 70       | –    | nS   |
| $t_{LPWS8}$   | SCK         | Low pulse width        |                      | 80 / 20        | –    | nS   |
| $t_{HPWS8}$   | SCK         | High pulse width       |                      | 80 / 20        | –    | nS   |
| $t_{DSS8}$  | SDA (Write) | Data setup time        |                      | 20             | –    | nS   |
| $t_{DHS8}$  | SDA (Write) | Data hold time         |                      | 10             | –    | nS   |
| $t_{ACC8}$  | SDA (Read)  | Read access time       | $C_L = 100\text{pF}$ | –              | 80   | nS   |
| $t_{OD8}$   | SDA (Read)  | Output disable time    | $C_L = 100\text{pF}$ | –              | 30   | nS   |
| $(1.7V \leq V_{DD} < 2.5V, T_a = -30 \text{ to } +85^\circ\text{C})$    |             |                        |                      | (Read / Write) |      |      |
| $t_{ASS8}$  | CD          | Address setup time     |                      | 5              | –    | nS   |
| $t_{AHS8}$  | CD          | Address hold time      |                      | 10             | –    | nS   |
| $t_{CSSAS8}$  | CS1, CS0    | Chip select setup time |                      | 10             | –    | nS   |
| $t_{CSHS8}$   | CS1, CS0    | Chip select hold time  |                      | 10             | –    | nS   |
| $t_{CYS8}$  | SCK         | System Cycle time      |                      | 230 / 110      | –    | nS   |
| $t_{LPWS8}$   | SCK         | Low pulse width        |                      | 100 / 40       | –    | nS   |
| $t_{HPWS8}$   | SCK         | High pulse width       |                      | 100 / 40       | –    | nS   |
| $t_{DSS8}$  | SDA (Write) | Data setup time        |                      | 24             | –    | nS   |
| $t_{DHS8}$  | SDA (Write) | Data hold time         |                      | 10             | –    | nS   |
| $t_{ACC8}$  | SDA (Read)  | Read access time       | $C_L = 100\text{pF}$ | –              | 100  | nS   |
| $t_{OD8}$   | SDA (Read)  | Output disable time    | $C_L = 100\text{pF}$ | –              | 60   | nS   |

Note:  $t_r$  (Rising time),  $t_f$  (falling time) :  $\leq 15\text{nS}$




FIGURE 18: Serial Bus Timing Characteristics (for S9)

| Symbol   | Signal   | Description            | Condition              | Min.           | Max. | Unit |
|--|----------|------------------------|------------------------|----------------|------|------|
| (2.5V ≤ V <sub>DD</sub> ≤ 3.6V, T <sub>a</sub> = -30 to +85°C) |          |                        |                        | (Read / Write) |      |      |
| $t_{CSSAS9}$   | CS1, CS0 | Chip select setup time |                        | 5              | -    | nS   |
| $t_{CSHS9}$  |          | Chip select hold time  |                        | 5              | -    | nS   |
| $t_{CYS9}$   |          | System cycle time      |                        | 190 / 70       | -    | nS   |
| $t_{L PWS9}$   | SCK      | Low pulse width        |                        | 80 / 20        | -    | nS   |
| $t_{HPWS9}$  |          | High pulse width       |                        | 80 / 20        | -    | nS   |
| $t_{DSS9}$   | SDA      | Data setup time        |                        | 20             | -    | nS   |
| $t_{DHS9}$   | (Write)  | Data hold time         |                        | 10             | -    | nS   |
| $t_{ACC9}$   | SDA      | Read access time       | C <sub>L</sub> = 100pF | -              | 80   | nS   |
| $t_{OD9}$  | (Read)   | Output disable time    |                        | -              | 30   | nS   |
| (1.7V ≤ V <sub>DD</sub> < 2.5V, T <sub>a</sub> = -30 to +85°C) |          |                        |                        | (Read / Write) |      |      |
| $t_{CSSAS9}$   | CS1, CS0 | Chip select setup time |                        | 10             | -    | nS   |
| $t_{CSHS9}$  |          | Chip select hold time  |                        | 10             | -    | nS   |
| $t_{CYS9}$   |          | System cycle time      |                        | 230 / 110      | -    | nS   |
| $t_{L PWS9}$   | SCK      | Low pulse width        |                        | 100 / 40       | -    | nS   |
| $t_{HPWS9}$  |          | High pulse width       |                        | 100 / 40       | -    | nS   |
| $t_{DSS9}$   | SDA      | Data setup time        |                        | 24             | -    | nS   |
| $t_{DHS9}$   | (Write)  | Data hold time         |                        | 15             | -    | nS   |
| $t_{ACC9}$   | SDA      | Read access time       | C <sub>L</sub> = 100pF | -              | 100  | nS   |
| $t_{OD9}$  | (Read)   | Output disable time    |                        | -              | 60   | nS   |

Note: tr (Rising time), tf (falling time) : ≤ 15nS




FIGURE 19: Serial bus timing characteristics (for I<sup>2</sup>C)

| Symbol   | Signal | Description                          | Condition | Min.           | Max. | Unit |
|--|--------|--------------------------------------|-----------|----------------|------|------|
| (2.5V ≤ V <sub>DD</sub> ≤ 3.6V, T <sub>a</sub> = -30 to +85°C) |        |                                      |           | (Read / Write) |      |      |
| t <sub>CYI2C</sub>   |        | SCK cycle time                       |           | 610 / 305      |      |      |
| t <sub>HPWI2C</sub>  | SCK    | High pulse width                     |           | 290 / 110      | -    | nS   |
| t <sub>LPWI2C</sub>  |        | Low pulse width                      |           | 290 / 165      |      |      |
| t <sub>SSTAI2C</sub>   |        | Setup time – START                   |           | 28             |      |      |
| t <sub>HSTAI2C</sub>   | SCK    | Hold time – START                    |           | 55             |      |      |
| t <sub>SDAI2C</sub>  | SDA    | Setup time – Data                    |           | 40             | -    | nS   |
| t <sub>HDAI2C</sub>  |        | Hold time – Data                     |           | 11             |      |      |
| t <sub>SSTOI2C</sub>   |        | Setup time – STOP                    |           | 28             |      |      |
| t <sub>BUF</sub>   | SDA    | Bus Free time between STOP and START |           | 165            | -    | nS   |
| (1.7V ≤ V <sub>DD</sub> < 2.5V, T <sub>a</sub> = -30 to +85°C) |        |                                      |           | (Read / Write) |      |      |
| t <sub>CYI2C</sub>   |        | SCK cycle time                       |           | 780 / 360      |      |      |
| t <sub>HPWI2C</sub>  | SCK    | High pulse width                     |           | 375 / 130      | -    | nS   |
| t <sub>LPWI2C</sub>  |        | Low pulse width                      |           | 375 / 200      |      |      |
| t <sub>SSTAI2C</sub>   |        | Setup time – START                   |           | 33             |      |      |
| t <sub>HSTAI2C</sub>   | SCK    | Hold time – START                    |           | 80             |      |      |
| t <sub>SDAI2C</sub>  | SDA    | Setup time – Data                    |           | 80             | -    | nS   |
| t <sub>HDAI2C</sub>  |        | Hold time – Data                     |           | 11             |      |      |
| t <sub>SSTOI2C</sub>   |        | Setup time – STOP                    |           | 33             |      |      |
| t <sub>BUF</sub>   | SDA    | Bus Free Time between STOP and START |           | 220            | -    | nS   |

Note: t<sub>r</sub> (Rising time), t<sub>f</sub> (falling time) : ≤ 15nS




FIGURE 20: Reset Characteristics

( $1.7V \leq V_{DD} \leq 3.6V$ ,  $T_a = -30$  to  $+85^\circ C$ )

| Symbol   | Signal               | Description                          | Condition | Min. | Max. | Unit    |
|----------|----------------------|--------------------------------------|-----------|------|------|---------|
| $t_{RW}$ | RST                  | Reset low pulse width                |           | 3    | –    | $\mu S$ |
| $t_R$    | RST, Internal Status | Reset to Internal Status pulse delay |           | 6    | –    | mS      |


**Note:**

For each mode, the signal's rising and falling times ( $t_r$ ,  $t_f$ ) are stipulated to be equal to or less than 15nS each.



PHYSICAL DIMENSIONS


Circuit / Bump View:




|                           |   |
|---------------------------|---|
| <b>Die Size:</b>          | 7480 $\mu\text{M}$ x 652 $\mu\text{M}$ $\pm$ 40 $\mu\text{M}$   |
| <b>Die Thickness:</b>     | 400 $\mu\text{M}$ $\pm$ 20 $\mu\text{M}$  |
| <b>Die TTV:</b>           | ( $D_{\text{MAX}}$ - $D_{\text{MIN}}$ ) within die $\leq$ 2 $\mu\text{M}$   |
| <b>Hardness:</b>          | 90 Hv $\pm$ 25 Hv   |
| <b>Bump Height:</b>       | 12 $\mu\text{M}$ $\pm$ 3 $\mu\text{M}$<br>( $H_{\text{MAX}}$ - $H_{\text{MIN}}$ ) within die $\leq$ 2 $\mu\text{M}$ |
| <b>Bump Size:</b>         |   |
| COM1~64:                  | 15.6 $\mu\text{M}$ x 100 $\mu\text{M}$  |
| SEG1~192:                 | 15.6 $\mu\text{M}$ x 115 $\mu\text{M}$  |
| <b>Bump Pitch:</b>        | 27.6 $\mu\text{M}$  |
| <b>Min. Bump Area:</b>    | 1560 $\mu\text{M}^2$  |
| <b>Shear Force:</b>       | > 5g/ $\mu\text{M}^2$   |
| <b>Coordinate origin:</b> | Chip center   |
| <b>Pad reference:</b>     | Pad center  |



**ALIGNMENT MARK INFORMATION**



Shape of the alignment mark:




**Remark:**  
The cross mark itself is symmetric both horizontally and vertically.

Coordinates:

| Point | D-Left Mark (+) |        | D-Right Mark (+) |        |
|-------|-----------------|--------|------------------|--------|
|       | X               | Y      | X                | Y      |
| 1     | -3489.5         | -245.5 | 3454.5           | -245.5 |
| 2     | -3474.5         | -280.5 | 3469.5           | -280.5 |
| 3     | -3499.5         | -255.5 | 3444.5           | -255.5 |
| 4     | -3464.5         | -270.5 | 3479.5           | -270.5 |
| C     | -3482           | -263   | 3462             | -263   |

Top Metal and Passivation:



**Remark:**  
Alignment marks are on Metal3 under Passivation

## PAD COORDINATES

| #  | Pad     | X        | Y    | W  | H  |
|----|---------|----------|------|----|----|
| 1  | DUMMY   | -3676    | -269 | 50 | 45 |
| 2  | DUMMY   | -3611    | -269 | 50 | 45 |
| 3  | DUMMY   | -3546    | -269 | 50 | 45 |
| 4  | DUMMY   | -3414.75 | -269 | 50 | 45 |
| 5  | DUMMY   | -3349.75 | -269 | 50 | 45 |
| 6  | CS0     | -3284.75 | -269 | 50 | 45 |
| 7  | CS1     | -3219.75 | -269 | 50 | 45 |
| 8  | VDDX    | -3154.75 | -269 | 50 | 45 |
| 9  | RSTB    | -3089.75 | -269 | 50 | 45 |
| 10 | CD      | -3024.75 | -269 | 50 | 45 |
| 11 | WR0     | -2959.75 | -269 | 50 | 45 |
| 12 | VDDX    | -2894.75 | -269 | 50 | 45 |
| 13 | WR1     | -2829.75 | -269 | 50 | 45 |
| 14 | D0      | -2761.35 | -269 | 50 | 45 |
| 15 | D1      | -2674.65 | -269 | 50 | 45 |
| 16 | D2      | -2609.65 | -269 | 50 | 45 |
| 17 | D3      | -2522.95 | -269 | 50 | 45 |
| 18 | D4      | -2457.95 | -269 | 50 | 45 |
| 19 | D5      | -2371.25 | -269 | 50 | 45 |
| 20 | D6      | -2306.25 | -269 | 50 | 45 |
| 21 | VDDX    | -2241.25 | -269 | 50 | 45 |
| 22 | D7      | -2176.25 | -269 | 50 | 45 |
| 23 | BM0     | -2107.85 | -269 | 50 | 45 |
| 24 | VDDX    | -2042.85 | -269 | 50 | 45 |
| 25 | BM1     | -1977.85 | -269 | 50 | 45 |
| 26 | ID      | -1912.85 | -269 | 50 | 45 |
| 27 | VDDX    | -1847.85 | -269 | 50 | 45 |
| 28 | POR_dis | -1782.85 | -269 | 50 | 45 |
| 29 | vdd!    | -1717    | -269 | 50 | 45 |
| 30 | DUMMY   | -1627.5  | -269 | 50 | 45 |
| 31 | DUMMY   | -1562.5  | -269 | 50 | 45 |
| 32 | DUMMY   | -1497.5  | -269 | 50 | 45 |
| 33 | vdd     | -1408    | -269 | 50 | 45 |
| 34 | vdd     | -1343    | -269 | 50 | 45 |
| 35 | vdd     | -1278    | -269 | 50 | 45 |
| 36 | vdd     | -1213    | -269 | 50 | 45 |
| 37 | vdd2    | -1126.3  | -269 | 50 | 45 |
| 38 | vdd2    | -1061.3  | -269 | 50 | 45 |
| 39 | vdd2    | -996.3   | -269 | 50 | 45 |
| 40 | vdd2    | -931.3   | -269 | 50 | 45 |
| 41 | DUMMY   | -849.3   | -269 | 50 | 45 |
| 42 | DUMMY   | -784.3   | -269 | 50 | 45 |
| 43 | vdd2    | -702.3   | -269 | 50 | 45 |
| 44 | vdd2    | -637.3   | -269 | 50 | 45 |
| 45 | vdd2    | -572.3   | -269 | 50 | 45 |
| 46 | vdd3    | -507.3   | -269 | 50 | 45 |
| 47 | vdd3    | -442.3   | -269 | 50 | 45 |
| 48 | vdd3    | -377.3   | -269 | 50 | 45 |
| 49 | vdd3    | -312.3   | -269 | 50 | 45 |
| 50 | vdd3    | -247.3   | -269 | 50 | 45 |
| 51 | DUMMY   | -178.15  | -269 | 50 | 45 |
| 52 | DUMMY   | -113.15  | -269 | 50 | 45 |
| 53 | DUMMY   | -48.15   | -269 | 50 | 45 |
| 54 | vss     | 21       | -269 | 50 | 45 |
| 55 | vss     | 86       | -269 | 50 | 45 |
| 56 | vss     | 151      | -269 | 50 | 45 |
| 57 | vss     | 216      | -269 | 50 | 45 |
| 58 | vss     | 281      | -269 | 50 | 45 |

| #   | Pad    | X       | Y    | W    | H   |
|-----|--------|---------|------|------|-----|
| 59  | vss    | 346     | -269 | 50   | 45  |
| 60  | vss2   | 411     | -269 | 50   | 45  |
| 61  | vss2   | 476     | -269 | 50   | 45  |
| 62  | vss2   | 541     | -269 | 50   | 45  |
| 63  | vss2   | 606     | -269 | 50   | 45  |
| 64  | vss2   | 671     | -269 | 50   | 45  |
| 65  | vss2   | 736     | -269 | 50   | 45  |
| 66  | DUMMY  | 801     | -269 | 50   | 45  |
| 67  | TST4   | 903     | -269 | 50   | 45  |
| 68  | TST4   | 968     | -269 | 50   | 45  |
| 69  | TST4   | 1044    | -269 | 50   | 45  |
| 70  | TST4   | 1109    | -269 | 50   | 45  |
| 71  | TST2   | 1174    | -269 | 50   | 45  |
| 72  | TST2   | 1275.45 | -269 | 50   | 45  |
| 45  | VBN0   | 1395.35 | -269 | 50   | 45  |
| 74  | VBN0   | 1460.35 | -269 | 50   | 45  |
| 75  | VBN0   | 1535.5  | -269 | 50   | 45  |
| 76  | VBN0   | 1600.5  | -269 | 50   | 45  |
| 77  | VBP0   | 1665.5  | -269 | 50   | 45  |
| 78  | VBP0   | 1730.5  | -269 | 50   | 45  |
| 79  | VBP0   | 1805.65 | -269 | 50   | 45  |
| 80  | VBP0   | 1870.65 | -269 | 50   | 45  |
| 81  | VBN1   | 1952.65 | -269 | 50   | 45  |
| 82  | VBN1   | 2017.65 | -269 | 50   | 45  |
| 83  | VBN1   | 2092.8  | -269 | 50   | 45  |
| 84  | VBN1   | 2157.8  | -269 | 50   | 45  |
| 85  | VBP1   | 2222.8  | -269 | 50   | 45  |
| 86  | VBP1   | 2287.8  | -269 | 50   | 45  |
| 87  | VBP1   | 2362.95 | -269 | 50   | 45  |
| 88  | VBP1   | 2427.95 | -269 | 50   | 45  |
| 89  | VLCDIN | 2511.95 | -269 | 50   | 45  |
| 90  | VLCDIN | 2576.95 | -269 | 50   | 45  |
| 91  | VLCDIN | 2673.95 | -269 | 50   | 45  |
| 92  | VLCDIN | 2738.95 | -269 | 50   | 45  |
| 93  | VLCDOU | 2803.95 | -269 | 50   | 45  |
| 94  | VLCDOU | 2868.95 | -269 | 50   | 45  |
| 95  | VLCDOU | 2944.95 | -269 | 50   | 45  |
| 96  | VLCDOU | 3009.95 | -269 | 50   | 45  |
| 97  | DUMMY  | 3074.95 | -269 | 50   | 45  |
| 98  | DUMMY  | 3139.95 | -269 | 50   | 45  |
| 99  | DUMMY  | 3204.95 | -269 | 50   | 45  |
| 100 | DUMMY  | 3269.95 | -269 | 50   | 45  |
| 101 | DUMMY  | 3334.95 | -269 | 50   | 45  |
| 102 | DUMMY  | 3399.95 | -269 | 50   | 45  |
| 103 | DUMMY  | 3546    | -269 | 50   | 45  |
| 104 | DUMMY  | 3611    | -269 | 50   | 45  |
| 105 | DUMMY  | 3676    | -269 | 50   | 45  |
| 106 | DUMMY  | 3694.2  | 226  | 15.6 | 115 |
| 107 | SEG192 | 3666.6  | 226  | 15.6 | 115 |
| 108 | SEG190 | 3639    | 226  | 15.6 | 115 |
| 109 | SEG188 | 3611.4  | 226  | 15.6 | 115 |
| 110 | SEG186 | 3583.8  | 226  | 15.6 | 115 |
| 111 | SEG184 | 3556.2  | 226  | 15.6 | 115 |
| 112 | SEG182 | 3528.6  | 226  | 15.6 | 115 |
| 113 | SEG180 | 3501    | 226  | 15.6 | 115 |
| 114 | SEG178 | 3473.4  | 226  | 15.6 | 115 |
| 115 | SEG176 | 3445.8  | 226  | 15.6 | 115 |
| 116 | SEG174 | 3418.2  | 226  | 15.6 | 115 |

| #   | Pad    | X      | Y   | W    | H   |
|-----|--------|--------|-----|------|-----|
| 117 | SEG172 | 3390.6 | 226 | 15.6 | 115 |
| 118 | SEG170 | 3363   | 226 | 15.6 | 115 |
| 119 | SEG168 | 3335.4 | 226 | 15.6 | 115 |
| 120 | SEG166 | 3307.8 | 226 | 15.6 | 115 |
| 121 | SEG164 | 3280.2 | 226 | 15.6 | 115 |
| 122 | SEG162 | 3252.6 | 226 | 15.6 | 115 |
| 123 | SEG160 | 3225   | 226 | 15.6 | 115 |
| 124 | SEG158 | 3197.4 | 226 | 15.6 | 115 |
| 125 | SEG156 | 3169.8 | 226 | 15.6 | 115 |
| 126 | SEG154 | 3142.2 | 226 | 15.6 | 115 |
| 127 | SEG152 | 3114.6 | 226 | 15.6 | 115 |
| 128 | SEG150 | 3087   | 226 | 15.6 | 115 |
| 129 | SEG148 | 3059.4 | 226 | 15.6 | 115 |
| 115 | SEG146 | 3031.8 | 226 | 15.6 | 115 |
| 131 | SEG144 | 3004.2 | 226 | 15.6 | 115 |
| 132 | SEG142 | 2976.6 | 226 | 15.6 | 115 |
| 133 | SEG140 | 2949   | 226 | 15.6 | 115 |
| 134 | SEG138 | 2921.4 | 226 | 15.6 | 115 |
| 135 | SEG136 | 2893.8 | 226 | 15.6 | 115 |
| 136 | SEG134 | 2866.2 | 226 | 15.6 | 115 |
| 137 | SEG132 | 2838.6 | 226 | 15.6 | 115 |
| 138 | SEG115 | 2811   | 226 | 15.6 | 115 |
| 139 | SEG128 | 2783.4 | 226 | 15.6 | 115 |
| 140 | SEG126 | 2755.8 | 226 | 15.6 | 115 |
| 141 | SEG124 | 2728.2 | 226 | 15.6 | 115 |
| 142 | SEG122 | 2700.6 | 226 | 15.6 | 115 |
| 143 | SEG120 | 2673   | 226 | 15.6 | 115 |
| 144 | SEG118 | 2645.4 | 226 | 15.6 | 115 |
| 145 | SEG116 | 2617.8 | 226 | 15.6 | 115 |
| 146 | SEG114 | 2590.2 | 226 | 15.6 | 115 |
| 147 | SEG112 | 2562.6 | 226 | 15.6 | 115 |
| 148 | SEG110 | 2535   | 226 | 15.6 | 115 |
| 149 | SEG108 | 2507.4 | 226 | 15.6 | 115 |
| 150 | SEG106 | 2479.8 | 226 | 15.6 | 115 |
| 151 | SEG104 | 2452.2 | 226 | 15.6 | 115 |
| 152 | SEG102 | 2424.6 | 226 | 15.6 | 115 |
| 153 | SEG100 | 2397   | 226 | 15.6 | 115 |
| 154 | SEG98  | 2369.4 | 226 | 15.6 | 115 |
| 155 | SEG96  | 2341.8 | 226 | 15.6 | 115 |
| 156 | SEG94  | 2314.2 | 226 | 15.6 | 115 |
| 157 | SEG92  | 2286.6 | 226 | 15.6 | 115 |
| 158 | SEG90  | 2259   | 226 | 15.6 | 115 |
| 159 | SEG88  | 2231.4 | 226 | 15.6 | 115 |
| 160 | SEG86  | 2203.8 | 226 | 15.6 | 115 |
| 161 | SEG84  | 2176.2 | 226 | 15.6 | 115 |
| 162 | SEG82  | 2148.6 | 226 | 15.6 | 115 |
| 163 | SEG80  | 2121   | 226 | 15.6 | 115 |
| 164 | SEG78  | 2093.4 | 226 | 15.6 | 115 |
| 165 | SEG76  | 2065.8 | 226 | 15.6 | 115 |
| 166 | SEG74  | 2038.2 | 226 | 15.6 | 115 |
| 167 | SEG72  | 2010.6 | 226 | 15.6 | 115 |
| 168 | SEG70  | 1983   | 226 | 15.6 | 115 |
| 169 | SEG68  | 1955.4 | 226 | 15.6 | 115 |
| 170 | SEG66  | 1927.8 | 226 | 15.6 | 115 |
| 171 | SEG64  | 1900.2 | 226 | 15.6 | 115 |
| 172 | SEG62  | 1872.6 | 226 | 15.6 | 115 |
| 145 | SEG60  | 1845   | 226 | 15.6 | 115 |
| 174 | SEG58  | 1817.4 | 226 | 15.6 | 115 |
| 175 | SEG56  | 1789.8 | 226 | 15.6 | 115 |
| 176 | SEG54  | 1762.2 | 226 | 15.6 | 115 |


| #   | Pad   | X      | Y     | W    | H   |
|-----|-------|--------|-------|------|-----|
| 177 | SEG52 | 1734.6 | 226   | 15.6 | 115 |
| 178 | SEG50 | 1707   | 226   | 15.6 | 115 |
| 179 | SEG48 | 1679.4 | 226   | 15.6 | 115 |
| 180 | SEG46 | 1651.8 | 226   | 15.6 | 115 |
| 181 | SEG44 | 1624.2 | 226   | 15.6 | 115 |
| 182 | SEG42 | 1596.6 | 226   | 15.6 | 115 |
| 183 | SEG40 | 1569   | 226   | 15.6 | 115 |
| 184 | SEG38 | 1541.4 | 226   | 15.6 | 115 |
| 185 | SEG36 | 1513.8 | 226   | 15.6 | 115 |
| 186 | SEG34 | 1486.2 | 226   | 15.6 | 115 |
| 187 | SEG32 | 1458.6 | 226   | 15.6 | 115 |
| 188 | SEG30 | 1431   | 226   | 15.6 | 115 |
| 189 | SEG28 | 1403.4 | 226   | 15.6 | 115 |
| 190 | SEG26 | 1375.8 | 226   | 15.6 | 115 |
| 191 | SEG24 | 1348.2 | 226   | 15.6 | 115 |
| 192 | SEG22 | 1320.6 | 226   | 15.6 | 115 |
| 193 | SEG20 | 1293   | 226   | 15.6 | 115 |
| 194 | SEG18 | 1265.4 | 226   | 15.6 | 115 |
| 195 | SEG16 | 1237.8 | 226   | 15.6 | 115 |
| 196 | SEG14 | 1210.2 | 226   | 15.6 | 115 |
| 197 | SEG12 | 1182.6 | 226   | 15.6 | 115 |
| 198 | SEG10 | 1155   | 226   | 15.6 | 115 |
| 199 | SEG8  | 1127.4 | 226   | 15.6 | 115 |
| 200 | SEG6  | 1099.8 | 226   | 15.6 | 115 |
| 201 | SEG4  | 1072.2 | 226   | 15.6 | 115 |
| 202 | SEG2  | 1044.6 | 226   | 15.6 | 115 |
| 203 | CIC   | 898.5  | 233.5 | 15.6 | 100 |
| 204 | COM64 | 870.9  | 233.5 | 15.6 | 100 |
| 205 | COM63 | 843.3  | 233.5 | 15.6 | 100 |
| 206 | COM62 | 815.7  | 233.5 | 15.6 | 100 |
| 207 | COM61 | 788.1  | 233.5 | 15.6 | 100 |
| 208 | COM60 | 760.5  | 233.5 | 15.6 | 100 |
| 209 | COM59 | 732.9  | 233.5 | 15.6 | 100 |
| 210 | COM58 | 705.3  | 233.5 | 15.6 | 100 |
| 211 | COM57 | 677.7  | 233.5 | 15.6 | 100 |
| 212 | COM56 | 650.1  | 233.5 | 15.6 | 100 |
| 213 | COM55 | 622.5  | 233.5 | 15.6 | 100 |
| 214 | COM54 | 594.9  | 233.5 | 15.6 | 100 |
| 215 | COM53 | 567.3  | 233.5 | 15.6 | 100 |
| 216 | COM52 | 539.7  | 233.5 | 15.6 | 100 |
| 217 | COM51 | 512.1  | 233.5 | 15.6 | 100 |
| 218 | COM50 | 484.5  | 233.5 | 15.6 | 100 |
| 219 | COM49 | 456.9  | 233.5 | 15.6 | 100 |
| 220 | COM48 | 429.3  | 233.5 | 15.6 | 100 |
| 221 | COM47 | 401.7  | 233.5 | 15.6 | 100 |
| 222 | COM46 | 374.1  | 233.5 | 15.6 | 100 |
| 223 | COM45 | 346.5  | 233.5 | 15.6 | 100 |
| 224 | COM44 | 318.9  | 233.5 | 15.6 | 100 |
| 225 | COM43 | 291.3  | 233.5 | 15.6 | 100 |
| 226 | COM42 | 263.7  | 233.5 | 15.6 | 100 |
| 227 | COM41 | 236.1  | 233.5 | 15.6 | 100 |
| 228 | COM40 | 208.5  | 233.5 | 15.6 | 100 |
| 229 | COM39 | 180.9  | 233.5 | 15.6 | 100 |
| 230 | COM38 | 153.3  | 233.5 | 15.6 | 100 |
| 231 | COM37 | 125.7  | 233.5 | 15.6 | 100 |
| 232 | COM36 | 98.1   | 233.5 | 15.6 | 100 |
| 233 | COM35 | 70.5   | 233.5 | 15.6 | 100 |
| 234 | COM34 | 42.9   | 233.5 | 15.6 | 100 |
| 235 | COM33 | 15.3   | 233.5 | 15.6 | 100 |
| 236 | COM32 | -12.3  | 233.5 | 15.6 | 100 |

| #   | Pad   | X       | Y     | W    | H   |
|-----|-------|---------|-------|------|-----|
| 237 | COM31 | -39.9   | 233.5 | 15.6 | 100 |
| 238 | COM30 | -67.5   | 233.5 | 15.6 | 100 |
| 239 | COM29 | -95.1   | 233.5 | 15.6 | 100 |
| 240 | COM28 | -122.7  | 233.5 | 15.6 | 100 |
| 241 | COM27 | -150.3  | 233.5 | 15.6 | 100 |
| 242 | COM26 | -177.9  | 233.5 | 15.6 | 100 |
| 243 | COM25 | -205.5  | 233.5 | 15.6 | 100 |
| 244 | COM24 | -233.1  | 233.5 | 15.6 | 100 |
| 245 | COM23 | -260.7  | 233.5 | 15.6 | 100 |
| 246 | COM22 | -288.3  | 233.5 | 15.6 | 100 |
| 247 | COM21 | -315.9  | 233.5 | 15.6 | 100 |
| 248 | COM20 | -343.5  | 233.5 | 15.6 | 100 |
| 249 | COM19 | -371.1  | 233.5 | 15.6 | 100 |
| 250 | COM18 | -398.7  | 233.5 | 15.6 | 100 |
| 251 | COM17 | -426.3  | 233.5 | 15.6 | 100 |
| 252 | COM16 | -453.9  | 233.5 | 15.6 | 100 |
| 253 | COM15 | -481.5  | 233.5 | 15.6 | 100 |
| 254 | COM14 | -509.1  | 233.5 | 15.6 | 100 |
| 255 | COM13 | -536.7  | 233.5 | 15.6 | 100 |
| 256 | COM12 | -564.3  | 233.5 | 15.6 | 100 |
| 257 | COM11 | -591.9  | 233.5 | 15.6 | 100 |
| 258 | COM10 | -619.5  | 233.5 | 15.6 | 100 |
| 259 | COM9  | -647.1  | 233.5 | 15.6 | 100 |
| 260 | COM8  | -674.7  | 233.5 | 15.6 | 100 |
| 261 | COM7  | -702.3  | 233.5 | 15.6 | 100 |
| 262 | COM6  | -729.9  | 233.5 | 15.6 | 100 |
| 263 | COM5  | -757.5  | 233.5 | 15.6 | 100 |
| 264 | COM4  | -785.1  | 233.5 | 15.6 | 100 |
| 265 | COM3  | -812.7  | 233.5 | 15.6 | 100 |
| 266 | COM2  | -840.3  | 233.5 | 15.6 | 100 |
| 267 | COM1  | -867.9  | 233.5 | 15.6 | 100 |
| 268 | CIC   | -895.5  | 233.5 | 15.6 | 100 |
| 269 | SEG1  | -1045.1 | 226   | 15.6 | 115 |
| 270 | SEG3  | -1072.7 | 226   | 15.6 | 115 |
| 271 | SEG5  | -1100.3 | 226   | 15.6 | 115 |
| 272 | SEG7  | -1127.9 | 226   | 15.6 | 115 |
| 245 | SEG9  | -1155.5 | 226   | 15.6 | 115 |
| 274 | SEG11 | -1183.1 | 226   | 15.6 | 115 |
| 275 | SEG13 | -1210.7 | 226   | 15.6 | 115 |
| 276 | SEG15 | -1238.3 | 226   | 15.6 | 115 |
| 277 | SEG17 | -1265.9 | 226   | 15.6 | 115 |
| 278 | SEG19 | -1293.5 | 226   | 15.6 | 115 |
| 279 | SEG21 | -1321.1 | 226   | 15.6 | 115 |
| 280 | SEG23 | -1348.7 | 226   | 15.6 | 115 |
| 281 | SEG25 | -1376.3 | 226   | 15.6 | 115 |
| 282 | SEG27 | -1403.9 | 226   | 15.6 | 115 |
| 283 | SEG29 | -1431.5 | 226   | 15.6 | 115 |
| 284 | SEG31 | -1459.1 | 226   | 15.6 | 115 |
| 285 | SEG33 | -1486.7 | 226   | 15.6 | 115 |
| 286 | SEG35 | -1514.3 | 226   | 15.6 | 115 |
| 287 | SEG37 | -1541.9 | 226   | 15.6 | 115 |
| 288 | SEG39 | -1569.5 | 226   | 15.6 | 115 |
| 289 | SEG41 | -1597.1 | 226   | 15.6 | 115 |
| 290 | SEG43 | -1624.7 | 226   | 15.6 | 115 |
| 291 | SEG45 | -1652.3 | 226   | 15.6 | 115 |
| 292 | SEG47 | -1679.9 | 226   | 15.6 | 115 |
| 293 | SEG49 | -1707.5 | 226   | 15.6 | 115 |
| 294 | SEG51 | -1735.1 | 226   | 15.6 | 115 |
| 295 | SEG53 | -1762.7 | 226   | 15.6 | 115 |
| 296 | SEG55 | -1790.3 | 226   | 15.6 | 115 |




| #   | Pad    | X       | Y   | W    | H   |
|-----|--------|---------|-----|------|-----|
| 297 | SEG57  | -1817.9 | 226 | 15.6 | 115 |
| 298 | SEG59  | -1845.5 | 226 | 15.6 | 115 |
| 299 | SEG61  | -1873.1 | 226 | 15.6 | 115 |
| 300 | SEG63  | -1900.7 | 226 | 15.6 | 115 |
| 301 | SEG65  | -1928.3 | 226 | 15.6 | 115 |
| 302 | SEG67  | -1955.9 | 226 | 15.6 | 115 |
| 303 | SEG69  | -1983.5 | 226 | 15.6 | 115 |
| 304 | SEG71  | -2011.1 | 226 | 15.6 | 115 |
| 305 | SEG45  | -2038.7 | 226 | 15.6 | 115 |
| 306 | SEG75  | -2066.3 | 226 | 15.6 | 115 |
| 307 | SEG77  | -2093.9 | 226 | 15.6 | 115 |
| 308 | SEG79  | -2121.5 | 226 | 15.6 | 115 |
| 309 | SEG81  | -2149.1 | 226 | 15.6 | 115 |
| 310 | SEG83  | -2176.7 | 226 | 15.6 | 115 |
| 311 | SEG85  | -2204.3 | 226 | 15.6 | 115 |
| 312 | SEG87  | -2231.9 | 226 | 15.6 | 115 |
| 313 | SEG89  | -2259.5 | 226 | 15.6 | 115 |
| 314 | SEG91  | -2287.1 | 226 | 15.6 | 115 |
| 315 | SEG93  | -2314.7 | 226 | 15.6 | 115 |
| 316 | SEG95  | -2342.3 | 226 | 15.6 | 115 |
| 317 | SEG97  | -2369.9 | 226 | 15.6 | 115 |
| 318 | SEG99  | -2397.5 | 226 | 15.6 | 115 |
| 319 | SEG101 | -2425.1 | 226 | 15.6 | 115 |
| 320 | SEG103 | -2452.7 | 226 | 15.6 | 115 |
| 321 | SEG105 | -2480.3 | 226 | 15.6 | 115 |
| 322 | SEG107 | -2507.9 | 226 | 15.6 | 115 |
| 323 | SEG109 | -2535.5 | 226 | 15.6 | 115 |
| 324 | SEG111 | -2563.1 | 226 | 15.6 | 115 |
| 325 | SEG113 | -2590.7 | 226 | 15.6 | 115 |
| 326 | SEG115 | -2618.3 | 226 | 15.6 | 115 |
| 327 | SEG117 | -2645.9 | 226 | 15.6 | 115 |
| 328 | SEG119 | -2673.5 | 226 | 15.6 | 115 |
| 329 | SEG121 | -2701.1 | 226 | 15.6 | 115 |
| 330 | SEG123 | -2728.7 | 226 | 15.6 | 115 |
| 331 | SEG125 | -2756.3 | 226 | 15.6 | 115 |
| 332 | SEG127 | -2783.9 | 226 | 15.6 | 115 |
| 333 | SEG129 | -2811.5 | 226 | 15.6 | 115 |
| 334 | SEG131 | -2839.1 | 226 | 15.6 | 115 |
| 335 | SEG133 | -2866.7 | 226 | 15.6 | 115 |
| 336 | SEG135 | -2894.3 | 226 | 15.6 | 115 |
| 337 | SEG137 | -2921.9 | 226 | 15.6 | 115 |
| 338 | SEG139 | -2949.5 | 226 | 15.6 | 115 |
| 339 | SEG141 | -2977.1 | 226 | 15.6 | 115 |
| 340 | SEG143 | -3004.7 | 226 | 15.6 | 115 |
| 341 | SEG145 | -3032.3 | 226 | 15.6 | 115 |
| 342 | SEG147 | -3059.9 | 226 | 15.6 | 115 |
| 343 | SEG149 | -3087.5 | 226 | 15.6 | 115 |
| 344 | SEG151 | -3115.1 | 226 | 15.6 | 115 |
| 345 | SEG153 | -3142.7 | 226 | 15.6 | 115 |
| 346 | SEG155 | -3170.3 | 226 | 15.6 | 115 |
| 347 | SEG157 | -3197.9 | 226 | 15.6 | 115 |
| 348 | SEG159 | -3225.5 | 226 | 15.6 | 115 |
| 349 | SEG161 | -3253.1 | 226 | 15.6 | 115 |
| 350 | SEG163 | -3280.7 | 226 | 15.6 | 115 |
| 351 | SEG165 | -3308.3 | 226 | 15.6 | 115 |
| 352 | SEG167 | -3335.9 | 226 | 15.6 | 115 |
| 353 | SEG169 | -3363.5 | 226 | 15.6 | 115 |
| 354 | SEG171 | -3391.1 | 226 | 15.6 | 115 |
| 355 | SEG145 | -3418.7 | 226 | 15.6 | 115 |
| 356 | SEG175 | -3446.3 | 226 | 15.6 | 115 |

| #   | Pad    | X       | Y   | W    | H   |
|-----|--------|---------|-----|------|-----|
| 357 | SEG177 | -3473.9 | 226 | 15.6 | 115 |
| 358 | SEG179 | -3501.5 | 226 | 15.6 | 115 |
| 359 | SEG181 | -3529.1 | 226 | 15.6 | 115 |
| 360 | SEG183 | -3556.7 | 226 | 15.6 | 115 |
| 361 | SEG185 | -3584.3 | 226 | 15.6 | 115 |
| 362 | SEG187 | -3611.9 | 226 | 15.6 | 115 |
| 363 | SEG189 | -3639.5 | 226 | 15.6 | 115 |
| 364 | SEG191 | -3667.1 | 226 | 15.6 | 115 |
| 365 | DUMMY  | -3694.7 | 226 | 15.6 | 115 |

TRAY INFORMATION



|     | Spec              |
|-----|-------------------|
| W1  | 50.70±0.10 (1996) |
| W2  | 45.70±0.10 (1799) |
| H   | 3.95±0.10 (156)   |
| E   | 2.20±0.05 (87)    |
| Dx  | 3.93±0.05 (155)   |
| TPx | 42.84±0.10(1687)  |
| Dy  | 7.55±0.05 (297)   |
| TPy | 35.60±0.10(1402)  |
| Px  | 2.04±0.05 (80)    |
| Py  | 8.90±0.05 (350)   |
| X   | 0.78±0.05 (31)    |
| Y   | 7.60±0.05 (299)   |
| Z   | 0.55±0.05 (22)    |



<NOTE>

1. SURFACE RESISTANCE: 10 e 7~10 e 11 ohm/sq
2. MATERIAL: ABS WITH ESD PROTECTION, COLOR: BLACK
3. NO BURR AND FOREIGN MATERIAL(OIL) ON SURFACE OF CHIP TRAY.
4. MAKER OF CHIP TRAY SHOULD CLEAN THE SURFACE OF CHIP TRAY.
5. TRAY WARPAGE: MAX. 0.1mm
6. THE BOTTOM OF POCKET: ROUGH SURFACE

REVISION HISTORY

| Revision | Contents  | Date          |
|----------|---|---------------|
| 0.6      | (First Release)   | Jul. 22, 2010 |
| 0.8      | (1) The connections for the D[5:3] pins, related to SDA-read and SDA-write, are modified.                 | Jan. 11, 2011 |
|          | (2) The data for section "VLCD Quick Reference" is updated.   |               |
|          | (3) For DC characteristics, VDD (Min.) is adjusted: 1.65V --> 1.7V  |               |
|          | (4) The typical value and the maximum value for R0(SEG) and R0(COM) are adjusted.                         |               |
|          | (5) The maximum power consumption presents.   |               |
|          | (6) The AC timings present.   |               |
| 1.0      | (Same as revision 0.8)  | Feb. 8, 2011  |
| 1.01     | A Read command for S8 and S9 mode is added.   | Jun. 27, 2011 |
| 1.1      | Another set of pad information is provided.   | Mar. 23, 2012 |
| 1.2      | Part number "UC1604cGAA" related information is removed.  | July 23, 2012 |
| 1.21     | One bit is corrected for the MTP Operation Control command in the MTP Program / Erase Sample Code Tables. | Aug. 28, 2012 |
| 1.22     | (1) MTP-related commands are updated.   | Sep. 4, 2012  |
|          | (2) Figure 11 "Power-Up Sequence" is updated as well.   |               |
|          | (3) Figures 3, 4.a, and 5.a in the Host Interface section are updated.                                    |               |
| 1.3      | CL: 25V → 16V   | Oct. 2, 2012  |
|          | MTP2: 64h (6.4V) → 85h (6.4V)   |               |
|          | MTP4: 02h (100mS) → 3Dh (100mS)   |               |
|          | MTP5: 02h (10mS) → 03h (10mS)   |               |